

TPS737 具有反向电流保护功能的 1A 低压降稳压器

1 特性

- 与 1 μ F 或更大的陶瓷输出电容器一起工作时保持稳定
- 输入电压范围：2.2V 至 5.5V
- 超低压降电压
 - 传统器件：1A 时典型值为 130mV
 - 新器件，M3 后缀：1A 时典型值为 122mV
- 即使使用仅为 1 μ F 的输出电容器，也能实现出色的负载瞬态响应
- NMOS 拓扑可提供低反向漏电流
- 初始精度：1%
- 在线路、负载和温度范围内总精度
 - 传统器件：3%
 - 新器件，M3 后缀：1.5%
- 关断模式下， I_Q 典型值小于 20nA
- 通过热关断和电流限制实现故障保护
- 提供了多个输出电压版本：
 - 可调输出：1.20V 至 5.5V
 - 使用工厂封装级编程，可提供定制输出

2 应用

- 针对 DSP、FPGA、ASIC 和微处理器的负载点调节
- 针对开关电源的后置稳压
- 便携式和电池供电类设备

3 说明

TPS737 线性低压降 (LDO) 稳压器在电压跟随器配置中使用 NMOS 导通晶体管。该拓扑对输出电容值和等效串联电阻 (ESR) 的敏感度相对较低，从而实现多种负载配置。负载瞬态响应出色，即使与 1 μ F 小型陶瓷输出电容搭配工作时也是如此。NMOS 拓扑也可实现超低压降。

TPS737 利用先进的 BiCMOS 工艺实现高精度，同时提供超低的压降电压和低接地引脚电流。带有 M3 后缀的器件型号采用依托最新 TI 工艺技术的更新设计。未启用时的电流消耗小于 20nA，适用于便携式应用。该器件受到热关断和折返电流限制的保护。


对于需要更高输出电压精度的应用，请考虑 TI 的 [TPS7A37](#) 1% 总精度、1A 低压降稳压器。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TPS737	DRB (VSON , 8)	3mm × 3mm
	DCQ (SOT-223 , 6)	6.5mm × 7.06mm
	DRV (WSON , 6)	2mm × 2mm

(1) 如需更多信息，请参阅 [机械、封装和可订购信息](#)。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



典型应用电路



Table of Contents

1 特性	1	7.1 Application Information.....	19
2 应用	1	7.2 Typical Application.....	19
3 说明	1	7.3 Best Design Practices.....	21
4 Pin Configuration and Functions	3	7.4 Power Supply Recommendations.....	21
5 Specifications	4	7.5 Layout.....	22
5.1 Absolute Maximum Ratings.....	4	8 Device and Documentation Support	26
5.2 ESD Ratings.....	4	8.1 Device Support.....	26
5.3 Recommended Operating Conditions.....	4	8.2 Documentation Support.....	26
5.4 Thermal Information.....	5	8.3 接收文档更新通知.....	26
5.5 Electrical Characteristics.....	6	8.4 支持资源.....	26
5.6 Typical Characteristics.....	8	8.5 Trademarks.....	26
6 Detailed Description	16	8.6 静电放电警告.....	27
6.1 Overview.....	16	8.7 术语表.....	27
6.2 Functional Block Diagrams	16	9 Revision History	27
6.3 Feature Description.....	17	10 Mechanical, Packaging, and Orderable	
6.4 Device Functional Modes.....	18	Information	27
7 Application and Implementation	19		

4 Pin Configuration and Functions




图 4-1. DCQ Package, 6-Pin SOT-223 (Top View)




图 4-2. DRB Package, 8-Pin VSON (Top View)




图 4-3. DRV Package^(A), 6-Pin WSON (Top View)

A. Power dissipation can limit operating range. Check the *Thermal Information* table.

表 4-1. Pin Functions

NAME	PIN			I/O	DESCRIPTION
	SOT-223	VSON	WSON		
IN	1	8	6	I	Unregulated input supply
GND	3, 6	4, Pad	3, Pad	—	Ground
EN	5	5	4	I	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. See the Enable Pin and Shutdown section for more details. EN must not be left floating and can be connected to IN if not used.
NR	4	3	2	—	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal band gap, reducing output noise to very low levels.
FB	4	3	2	I	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.
OUT	2	1	1	O	Regulator output. A 1.0- μ F or larger capacitor of any type is required for stability.
NC	—	2, 6, 7	5	—	Not connected

5 Specifications

5.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage	V_{IN}	- 0.3	6	V
	V_{EN}	- 0.3	6	
	V_{OUT}	- 0.3	5.5	
	V_{NR}, V_{FB}	- 0.3	6	
Peak output current	I_{OUT}	Internally limited		
Output short-circuit duration		Indefinite		
Continuous total power dissipation	P_{DISS}	See <i>Thermal Information</i>		
Temperature	Junction, T_J	- 55	150	°C
	Storage, T_{stg}	- 65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input supply voltage	2.2		5.5	V
I_{OUT}	Output current	0		1	A
T_J	Operating junction temperature	- 40		125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS737 ⁽²⁾				UNIT
		DRB (VSON)	DRB (VSON) M3	DCQ (SOT-223)	DRV (WSON) ⁽³⁾	
		8 PINS	8 PINS	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽⁴⁾	49.5	47.7	53.1	67.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance ⁽⁵⁾	58.9	68.9	35.2	87.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance ⁽⁶⁾	25.1	20.6	7.8	36.8	°C/W
ψ_{JT}	Junction-to-top characterization parameter ⁽⁷⁾	1.7	3.4	2.9	1.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter ⁽⁸⁾	25.2	20.6	7.7	37.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance ⁽⁹⁾	8.6	3.5	N/A	7.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics application note](#).
- (2) Thermal data for the DRB, DCQ, and DRV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
 - a. i. DRB: The exposed pad is connected to the PCB ground layer through a 2 × 2 thermal via array.
 - ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3 × 2 thermal via array.
 - iii. DRV: The exposed pad is connected to the PCB ground layer through a 2 × 2 thermal via array. Due to size limitation of thermal pad, 0.8-mm pitch array is used which is off the JEDEC standard.
 - b. The top copper layer has a detailed copper trace pattern. The bottom copper layer is assumed to have a 20% thermal conductivity of copper, representing a 20% copper coverage.
 - c. These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3-inch × 3-inch copper area. To understand the effects of the copper area on thermal performance, see the [Power Dissipation](#) and [Estimating Junction Temperature](#) sections of this data sheet.
- (3) Power dissipation can limit operating range.
- (4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (7) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain $R_{\theta JA}$ using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain $R_{\theta JA}$ using a procedure described in JESD51-2a (sections 6 and 7).
- (9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

5.5 Electrical Characteristics

over operating temperature range ($T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$), $V_{IN} = V_{OUT(nom)} + 1\text{ V}^{(1)}$, $I_{OUT} = 10\text{ mA}$, $V_{EN} = 2.2\text{ V}$, and $C_{OUT} = 2.2\text{ }\mu\text{F}$ (unless otherwise noted); typical values are at $T_J = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage ^{(1) (2)}		2.2		5.5	V
V_{FB}	Internal reference (DCQ package)	$T_J = 25^{\circ}\text{C}$	1.198	1.204	1.21	V
	Internal reference (DRB and DRV packages)	$T_J = 25^{\circ}\text{C}$	1.192	1.204	1.216	
V_{OUT}	Output voltage (TPS73701) ⁽³⁾		V_{FB}	$5.5 - V_{DO}$		V
	Accuracy ^{(1) (4)}	Nominal	$T_J = 25^{\circ}\text{C}$	- 1	1	%
			$5.36\text{ V} < V_{IN} < 5.5\text{ V}$, $V_{OUT} = 5.08\text{ V}$, $10\text{ mA} < I_{OUT} < 800\text{ mA}$, $-40^{\circ}\text{C} < T_J < 85^{\circ}\text{C}$, TPS73701 (DCQ)	- 2	2	
		Over V_{IN} , I_{OUT} , and T	$V_{OUT} + 0.5\text{ V} \leq V_{IN} \leq 5.5\text{ V}$; $10\text{ mA} \leq I_{OUT} \leq 1\text{ A}$, legacy silicon	- 3	± 0.5	%
			$V_{OUT} + 0.5\text{ V} \leq V_{IN} \leq 5.5\text{ V}$; $10\text{ mA} \leq I_{OUT} \leq 1\text{ A}$, new silicon, M3 suffix	-1.5	± 0.5	
$\Delta V_{OUT(\Delta V_{IN})}$	Line regulation ⁽¹⁾	$V_{OUT(nom)} + 0.5\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		0.01		%/V
$\Delta V_{OUT(\Delta I_{OUT})}$	Load regulation	$1\text{ mA} \leq I_{OUT} \leq 1\text{ A}$		0.002		%/mA
		$10\text{ mA} \leq I_{OUT} \leq 1\text{ A}$		0.0005		
V_{DO}	Dropout voltage ⁽⁵⁾ ($V_{IN} = V_{OUT(nom)} - 0.1\text{ V}$)	$I_{OUT} = 1\text{ A}$, legacy silicon		130	500	mV
		$I_{OUT} = 1\text{ A}$, new silicon, M3 suffix		122	250	
$Z_{OUT(DO)}$	Output impedance in dropout	$2.2\text{ V} \leq V_{IN} \leq V_{OUT} + V_{DO}$		0.25		Ω
I_{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$	1.05	1.6	2.2	A
I_{OS}	Short-circuit current	$V_{OUT} = 0\text{ V}$, legacy silicon		450		mA
		$V_{OUT} = 0\text{ V}$, new silicon, M3 suffix		510		
I_{REV}	Reverse leakage current ⁽⁶⁾ ($-I_{IN}$)	$V_{EN} \leq 0.5\text{ V}$, $0\text{ V} \leq V_{IN} \leq V_{OUT}$		0.1		$\mu\text{ A}$
I_{GND}	GND pin current	$I_{OUT} = 10\text{ mA}$		400		$\mu\text{ A}$
		$I_{OUT} = 1\text{ A}$, legacy silicon		1300		
		$I_{OUT} = 1\text{ A}$, new silicon, M3 suffix		880		
I_{SHDN}	Shutdown current (I_{GND})	$V_{EN} \leq 0.5\text{ V}$, $V_{OUT} \leq V_{IN} \leq 5.5$		20		nA
I_{FB}	FB pin current (TPS73701)			0.1	0.6	$\mu\text{ A}$
PSRR	Power-supply rejection ratio (ripple rejection)	$f = 100\text{ Hz}$, $I_{OUT} = 1\text{ A}$		58		dB
		$f = 10\text{ kHz}$, $I_{OUT} = 1\text{ A}$		37		
V_n	Output noise voltage BW = 10 Hz to 100 kHz	$C_{OUT} = 10\text{ }\mu\text{F}$		$27 \times V_{OUT}$		$\mu\text{ V}_{RMS}$
t_{STR}	Start-up time	$V_{OUT} = 3\text{ V}$, $R_L = 30\text{ }\Omega$, $C_{OUT} = 1\text{ }\mu\text{F}$, legacy silicon		600		$\mu\text{ s}$
		$V_{OUT} = 3\text{ V}$, $R_L = 30\text{ }\Omega$, $C_{OUT} = 1\text{ }\mu\text{F}$, new silicon, M3 suffix		431		
$V_{EN(HI)}$	EN pin high (enabled)		1.7		V_{IN}	V
$V_{EN(LO)}$	EN pin low (shutdown)		0		0.5	V
$I_{EN(HI)}$	EN pin current (enabled)	$V_{EN} = 5.5\text{ V}$		20		nA
T_{sd}	Thermal shutdown temperature	Shutdown, temperature increasing		160		$^{\circ}\text{C}$
		Reset, temperature decreasing		140		
T_J	Operating junction temperature		- 40		125	$^{\circ}\text{C}$

(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.2 V , whichever is greater.

(2) For $V_{OUT(nom)} < 1.6\text{ V}$, when $V_{IN} \leq 1.6\text{ V}$, the output locks to V_{IN} and can result in an overvoltage condition on the output. To avoid this situation, disable the device before powering down V_{IN} .

(3) The TPS73701 is tested at $V_{OUT} = 1.2\text{ V}$.

(4) Tolerance of external resistors not included in this specification.

(5) V_{DO} is not measured for fixed output versions with $V_{OUT(nom)} < 2.3\text{ V}$ because minimum $V_{IN} = 2.2\text{ V}$.

- (6) Fixed-voltage versions only; see the [Application Information](#) section for more information.

5.6 Typical Characteristics

for all voltage versions at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 1\text{ V}$, $I_{OUT} = 10\text{ mA}$, $V_{EN} = 2.2\text{ V}$, and $C_{OUT} = 2.2\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-1. Load Regulation




图 5-2. Load Regulation




图 5-3. Line Regulation




图 5-4. Line Regulation




图 5-5. Dropout Voltage vs Output Current




图 5-6. Dropout Voltage vs Output Current

5.6 Typical Characteristics (continued)

for all voltage versions at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 1\text{ V}$, $I_{OUT} = 10\text{ mA}$, $V_{EN} = 2.2\text{ V}$, and $C_{OUT} = 2.2\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-7. Dropout Voltage vs Temperature




图 5-8. Dropout Voltage vs Temperature




图 5-9. Output Voltage Histogram




图 5-10. Output Voltage Drift Histogram




图 5-11. Ground Pin Current vs Output Current




图 5-12. Ground Pin Current vs Output Current

5.6 Typical Characteristics (continued)

for all voltage versions at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 1\text{ V}$, $I_{OUT} = 10\text{ mA}$, $V_{EN} = 2.2\text{ V}$, and $C_{OUT} = 2.2\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-13. Ground Pin Current vs Temperature




图 5-14. Ground Pin Current vs Temperature




图 5-15. Ground Pin Current in Shutdown vs Temperature





图 5-16. Ground Pin Current in Shutdown vs Temperature


5.6 Typical Characteristics (continued)

for all voltage versions at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 1\text{ V}$, $I_{OUT} = 10\text{ mA}$, $V_{EN} = 2.2\text{ V}$, and $C_{OUT} = 2.2\text{ }\mu\text{F}$ (unless otherwise noted)




Legacy silicon

图 5-17. Current Limit vs V_{OUT} (Foldback)




Legacy silicon

图 5-18. Current Limit vs V_{IN}




New silicon, M3 suffix

图 5-19. Current Limit vs V_{IN}




Legacy silicon

图 5-20. Current Limit vs Temperature



New silicon, M3 suffix

图 5-21. Current Limit vs Temperature



Legacy silicon

图 5-22. PSRR (Ripple Rejection) vs Frequency

5.6 Typical Characteristics (continued)

for all voltage versions at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 1\text{ V}$, $I_{OUT} = 10\text{ mA}$, $V_{EN} = 2.2\text{ V}$, and $C_{OUT} = 2.2\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-23. PSRR (Ripple Rejection) vs Frequency




图 5-24. PSRR (Ripple Rejection) vs ($V_{IN} - V_{OUT}$)




图 5-25. Noise Spectral Density




图 5-26. TPS73701 RMS Noise Voltage vs C_{FB}




图 5-27. TPS73701 RMS Noise Voltage vs C_{FB}




图 5-28. RMS Noise Voltage vs C_{OUT}

5.6 Typical Characteristics (continued)

for all voltage versions at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 1\text{ V}$, $I_{OUT} = 10\text{ mA}$, $V_{EN} = 2.2\text{ V}$, and $C_{OUT} = 2.2\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-29. RMS Noise Voltage vs C_{NR}




图 5-30. TPS73733 Load Transient Response




图 5-31. TPS73733 Line Transient Response




图 5-32. TPS73701 Turn-On Response




图 5-33. TPS73701 Turn-On Response




图 5-34. TPS73701 Turn-Off Response

5.6 Typical Characteristics (continued)

for all voltage versions at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(\text{nom})} + 1\text{ V}$, $I_{OUT} = 10\text{ mA}$, $V_{EN} = 2.2\text{ V}$, and $C_{OUT} = 2.2\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-35. TPS73701 Turn-Off Response




图 5-36. TPS73701, $V_{OUT} = 3.3\text{-V}$ Power-Up and Power-Down




图 5-37. TPS73701, $V_{OUT} = 3.3\text{-V}$ Power-Up and Power-Down




图 5-38. I_{EN} vs Temperature




图 5-39. TPS73701 RMS Noise Voltage vs C_{FB}




图 5-40. TPS73701 I_{FB} vs Temperature

5.6 Typical Characteristics (continued)

for all voltage versions at $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 1\text{ V}$, $I_{OUT} = 10\text{ mA}$, $V_{EN} = 2.2\text{ V}$, and $C_{OUT} = 2.2\text{ }\mu\text{F}$ (unless otherwise noted)




图 5-41. TPS73701 Load Transient, Adjustable Version




图 5-42. TPS73701 Line Transient, Adjustable Version




图 5-43. TPS73701 Line Transient, Adjustable Version

6 Detailed Description

6.1 Overview

The TPS737 is a low-dropout (LDO) regulator that uses an n-type field effect (NMOS) pass transistor to achieve ultra-low dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features combined with an enable input make the TPS737 designed for portable applications. This regulator offers a wide selection of fixed-output voltage versions and an adjustable-output version. All versions have thermal and overcurrent protection, including foldback current limit.

6.2 Functional Block Diagrams




图 6-1. Fixed-Voltage Version




图 6-2. Adjustable-Voltage Version

6.3 Feature Description

6.3.1 Output Noise

A precision band-gap reference is used to generate the internal reference voltage, V_{ref} . This reference is the dominant noise source within the TPS737xx and generates approximately $32 \mu V_{RMS}$ (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_N = 32 \mu V_{RMS} \times \frac{(R_1 + R_2)}{R_2} = 32 \mu V_{RMS} \times \frac{V_{OUT}}{V_{REF}} \quad (1)$$

Because the value of V_R is 1.2 V, this relationship reduces to:

$$V_N(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V} \right) \times V_{OUT}(V) \quad (2)$$

for the case of no C_{NR} .

An internal 27-kΩ resistor in series with the noise-reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise-reduction capacitor, C_{NR} , is connected from NR to ground. For $C_{NR} = 10 \text{ nF}$, the total noise in the 10-Hz to 100-kHz bandwidth is reduced by a factor of approximately 3.2, giving the approximate relationship:

$$V_N(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V} \right) \times V_{OUT}(V) \quad (3)$$

for $C_{NR} = 10 \text{ nF}$.

This noise reduction effect is shown as *RMS Noise Voltage vs C_{NR}* in the [Typical Characteristics](#) section.

The TPS73701 adjustable version does not have the NR pin available. However, connecting a feedback capacitor, C_{FB} , from the output to the feedback pin (FB) reduces output noise and improves load transient performance. Limit this capacitor to 0.1 μ F.

The TPS737 uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass transistor above V_{OUT} . The charge pump generates approximately 250 μ V of switching noise at approximately 4 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of I_{OUT} and C_{OUT} .

6.3.2 Internal Current Limit

The TPS737 internal current limit helps protect the regulator during fault conditions. Foldback current limit helps protect the regulator from damage during output short-circuit conditions by reducing current limit when V_{OUT} drops below 0.5 V. See [图 5-17](#) in the *Typical Characteristics* section.

From [图 5-17](#), approximately -0.2 V of V_{OUT} results in a current-limit of 0 mA. Therefore, if OUT is forced below -0.2 V before EN goes high, the device can possibly not start up. In applications that work with both a positive and negative voltage supply, the TPS737 must be enabled first.

6.3.3 Enable Pin and Shutdown

The enable pin (EN) is active high and compatible with standard TTL-CMOS levels. V_{EN} below 0.5 V (maximum) turns the regulator off and drops the GND pin current to approximately 10 nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated V_{OUT} (see [图 5-32](#)).

When shutdown capability is not required, EN can be connected to V_{IN} . However, the pass transistor can possibly not be discharged using this configuration, and the pass transistor can be left on (enhanced) for a significant time after V_{IN} is removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power up. In addition, for V_{IN} ramp times slower than a few milliseconds, the output can overshoot upon power up.

Current limit foldback can prevent device start-up under some conditions. See the *Internal Current Limit* section for more information.

6.3.4 Reverse Current

The NMOS pass transistor of the TPS737 provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass transistor is pulled low. To make sure that all charge is removed from the gate of the pass transistor, the EN pin must be driven low before the input voltage is removed. If the EN pin is not driven low, the pass transistor can be left on because of stored charge on the gate.

After the EN pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Reverse current is specified as the current flowing out of the IN pin because of voltage applied on the OUT pin. There is additional current flowing into the OUT pin as a result of the 80-k Ω internal resistor divider to ground (see [图 6-1](#) and [图 6-2](#)).

For the TPS73701, reverse current can flow when V_{FB} is more than 1.0 V above V_{IN} .

6.4 Device Functional Modes

Driving the EN pin over 1.7 V turns on the regulator. Driving the EN pin below 0.5 V causes the regulator to enter shutdown mode. In shutdown, the current consumption of the device is reduced to 20 nA, typically.

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

7.1 Application Information

The TPS737 low-dropout (LDO) regulator uses an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS737 designed for portable applications. This regulator offers a wide selection of fixed-output voltage versions and an adjustable-output version. All versions have thermal and overcurrent protection, including foldback current-limit.

7.2 Typical Application

图 7-1 shows the basic circuit connections for the fixed-voltage models. 图 7-2 gives the connections for the adjustable output version (TPS73701).




图 7-1. Typical Application Circuit for Fixed-Voltage Versions




图 7-2. Typical Application Circuit for Adjustable-Voltage Version

7.2.1 Design Requirements

R_1 and R_2 can be calculated for any output voltage using the formula shown in 图 7-2. Sample resistor values for common output voltages are given in 图 6-2.

For best accuracy, make the parallel combination of R_1 and R_2 approximately equal to 19 kΩ. This 19 kΩ, in addition to the internal 8-kΩ resistor, presents the same impedance to the error amp as the 27-kΩ band-gap reference output. This impedance helps compensate for leakages into the error amplifier terminals.

7.2.2 Detailed Design Procedure

Provide an input supply with adequate headroom to account for dropout and output current to compensate for the GND pin current and to power the load. Further, select adequate input and output capacitors as discussed in the [Input and Output Capacitor Requirements](#) section.

7.2.2.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability if input impedance is very low, good analog design practice is to connect a 0.1- μ F to 1- μ F low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor can be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS737 requires a 1- μ F output capacitor for stability. The device is designed to be stable for all available types and values of capacitors. In applications where multiple low-ESR capacitors are in parallel, ringing can occur when the product of C_{OUT} and total ESR drops below 50 nF. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance meets this requirement.

7.2.2.2 Dropout Voltage

The TPS737 uses an NMOS pass transistor to achieve extremely low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}), the NMOS pass transistor is in the linear region of operation and the input-to-output resistance is the $R_{DS(on)}$ of the NMOS pass transistor.

For large step changes in load current, the TPS737 requires a larger voltage drop from V_{IN} to V_{OUT} to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the DC dropout. Values of $(V_{IN} - V_{OUT})$ above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom (V_{IN} -to- V_{OUT} voltage drop). Under worst-case conditions [full-scale instantaneous load change with $(V_{IN} - V_{OUT})$ close to DC dropout levels], the TPS737 can take a couple of hundred microseconds to return to the specified regulation accuracy.

7.2.2.3 Transient Response

The low open-loop output impedance provided by the NMOS pass transistor in a voltage-follower configuration allows operation without a 1- μ F output capacitor. As with any regulator, the addition of additional capacitance from the OUT pin to ground reduces undershoot magnitude but increases undershoot duration. In the adjustable version, the addition of a capacitor, C_{FB} , from the OUT pin to the FB pin also improves the transient response.

The TPS737 does not have an active pulldown when the output is overvoltage. This architecture allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This architecture also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor C_{OUT} and the internal and external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$\frac{dV}{dT} = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel R_{LOAD}} \quad (4)$$

(Adjustable voltage version)

$$\frac{dV}{dT} = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}} \quad (5)$$

7.2.3 Application Curves




图 7-3. PSRR (Ripple Rejection) vs Frequency




图 7-4. Noise Spectral Density




图 7-5. TPS73701, $V_{OUT} = 3.3\text{-V}$ Power-Up and Power-Down

7.3 Best Design Practices

Place at least one 1- μF ceramic capacitor as close as possible to the OUT pin of the regulator.

Do not place the output capacitor more than 10-mm away from the regulator.

Connect a 1- μF low equivalent series resistance (ESR) capacitor across the IN pin and GND input of the regulator for improved transient performance.

Do not exceed the absolute maximum ratings.

7.4 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.2 V and 5.5 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR help improve the output noise performance.

7.5 Layout

7.5.1 Layout Guidelines

To improve AC performance such as PSRR, output noise, and transient response, design the printed-circuit-board (PCB) with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.

7.5.1.1 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and to provide reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using [方程式 6](#):


$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (6)$$

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On both the VSON (DRB) and WSON (DRV) packages, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or left floating; however, the pad must be attached to an appropriate amount of copper PCB area to make sure the device does not overheat. On the SOT-223 (DCQ) package, the primary conduction path for heat is through the tab to the PCB. That tab must be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using [方程式 7](#):

$$R_{\theta JA} = \frac{(+125^{\circ}\text{C} - T_A)}{P_D} \quad (7)$$

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heat sinking can be estimated using [图 7-6](#).



$R_{\theta JA}$ value at board size of 9 in² (that is, 3 in × 3 in) is a JEDEC standard.

图 7-6. $R_{\theta JA}$ vs Board Size

[图 7-6](#) shows the variation of $R_{\theta JA}$ as a function of ground plane copper area in the board. [图 7-6](#) is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and is not intended to be used to estimate actual thermal performance in real application environments.

备注

When the device is mounted on an application PCB, use Ψ_{JT} and Ψ_{JB} , as explained in the *Thermal Information* table.

7.5.1.2 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage caused by overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 35°C above the maximum expected ambient condition of the application. This buffer produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS737 is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TPS737 into thermal shutdown degrades device reliability.

7.5.1.3 Estimating Junction Temperature

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in 方程式 8). For backward compatibility, an older $\theta_{JC, Top}$ parameter is listed as well.

$$\begin{aligned}\Psi_{JT}: T_J &= T_T + \Psi_{JT} \cdot P_D \\ \Psi_{JB}: T_J &= T_B + \Psi_{JB} \cdot P_D\end{aligned}\tag{8}$$

where:


- P_D is the power dissipation shown by 方程式 6
- T_T is the temperature at the center-top of the device package
- T_B is the PCB temperature measured 1-mm away from the device package on the PCB surface (as 图 7-8 shows)

备注


Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the *Using New Thermal Metrics* application note, available for download at www.ti.com.

As 图 7-7 shows, the new thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency on board size. That is, using Ψ_{JT} or Ψ_{JB} with 方程式 8 is a good way to estimate T_J by simply measuring T_T or T_B , regardless of the application board size.

图 7-7. Ψ_{JT} and Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $\theta_{JC(top)}$ to determine thermal characteristics, see the [Using New Thermal Metrics application note](#), available for download at www.ti.com. For further information, see the [Semiconductor and IC Package Thermal Metrics application note](#), also available on the TI website. 图 7-8 shows the measuring points for DRB, DRV, and DCQ packages.



A. Power dissipation can limit operating range. Check the *Thermal Information* table.

图 7-8. Measuring Points for T_T and T_B

7.5.2 Layout Example




图 7-9. Layout Example

8 Device and Documentation Support

8.1 Device Support

8.1.1 Development Support

8.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS737. The [TPS73701DRVEVM-529 evaluation module](#) (and related [user's guide](#)) can be requested at the Texas Instruments website through the product folders or purchased directly from the [TI eStore](#).

8.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS737 is available through the product folders under *Tools & Software*.

8.1.2 Device Nomenclature

表 8-1. Ordering Information⁽¹⁾

PRODUCT	V _{OUT} ⁽¹⁾
TPS737xxyyyz(M3)	<p>xx is the nominal output voltage (for example, 25 = 2.5 V, 01 = Adjustable ⁽²⁾).</p> <p>yyy is the package designator.</p> <p>z is the package quantity.</p> <p>M3 is a suffix designator for devices that only use the latest manufacturing flow (CSO: RFB). Devices without this suffix can ship with the <i>legacy silicon</i> (CSO: DLN) or the <i>new silicon</i> (CSO: RFB). The reel packaging label provides CSO information to distinguish which chip is being used. Device performance for new and legacy chips is denoted throughout the document.</p>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the device product folder at www.ti.com.

(2) For fixed 1.20-V operation, tie FB to OUT.

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Using New Thermal Metrics application note](#)
- Texas Instruments, [TPS73701DRVEVM-529 User's Guide user guide](#)
- Texas Instruments, [TMS320DM644x Power Reference Design application note](#)
- Texas Instruments, [TPS73x01DRBEVM-518 User's Guide user guide](#)

8.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.4 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的[使用条款](#)。

8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision S (November 2023) to Revision T (December 2023)	Page
• 将 M3 器件状态从 <i>预告信息</i> 更改为 <i>量产数据</i>	1
• Added M3 suffix curves to <i>Typical Characteristics</i> section.....	8

Changes from Revision R (December 2019) to Revision S (November 2023)	Page
• 向文档添加了 M3 器件.....	1
• Added DRB data to <i>Thermal Information</i> table.....	5
• Changed <i>Electrical Characteristics</i> table.....	6

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PS73701DRBRM3	ACTIVE	SON	DRB	8	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS73701DCQ	ACTIVE	SOT-223	DCQ	6	78	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TPS73701	Samples
TPS73701DCQG4	ACTIVE	SOT-223	DCQ	6	78	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73701	Samples
TPS73701DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TPS73701	Samples
TPS73701DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73701	Samples
TPS73701DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRBRG4	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRBRM3	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BZN	Samples
TPS73701DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BZN	Samples
TPS73701DRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTN	Samples
TPS73701DRV	ACTIVE	WSO	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTN	Samples
TPS73718DCQ	ACTIVE	SOT-223	DCQ	6	78	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TPS73718	Samples
TPS73718DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TPS73718	Samples
TPS73718DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73718	Samples
TPS73718DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAL	Samples
TPS73718DRBT	LIFEBUY	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAL	
TPS73725DCQ	LIFEBUY	SOT-223	DCQ	6	78	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73725	
TPS73725DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TPS73725	Samples
TPS73730DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVT	Samples
TPS73730DRBT	LIFEBUY	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CVT	
TPS73733DCQ	ACTIVE	SOT-223	DCQ	6	78	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TPS73733	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73733DCQG4	ACTIVE	SOT-223	DCQ	6	78	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73733	Samples
TPS73733DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TPS73733	Samples
TPS73733DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS73733	Samples
TPS73733DRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIJ	Samples
TPS73733DRVT	LIFEBUY	WSO	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SIJ	
TPS73734DCQ	ACTIVE	SOT-223	DCQ	6	78	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCH	Samples
TPS73734DCQR	ACTIVE	SOT-223	DCQ	6	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS737 :

- Automotive : [TPS737-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73701DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3
TPS73701DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73701DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRBRM3	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73701DRVR	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73701DRVT	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73718DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3
TPS73718DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS73718DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73718DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73725DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3
TPS73730DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73730DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73733DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.85	7.3	1.88	8.0	12.0	Q3
TPS73733DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73733DRVR	WSO	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73733DRVT	WSO	DRV	6	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS73734DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73701DCQR	SOT-223	DCQ	6	2500	356.0	356.0	35.0
TPS73701DCQRG4	SOT-223	DCQ	6	2500	346.0	346.0	29.0
TPS73701DRBR	SON	DRB	8	3000	552.0	346.0	36.0
TPS73701DRBRM3	SON	DRB	8	3000	367.0	367.0	35.0
TPS73701DRBT	SON	DRB	8	250	552.0	185.0	36.0
TPS73701DRVR	WSON	DRV	6	3000	213.0	191.0	35.0
TPS73701DRVT	WSON	DRV	6	250	213.0	191.0	35.0
TPS73718DCQR	SOT-223	DCQ	6	2500	356.0	356.0	35.0
TPS73718DCQRG4	SOT-223	DCQ	6	2500	346.0	346.0	29.0
TPS73718DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS73718DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS73725DCQR	SOT-223	DCQ	6	2500	356.0	356.0	35.0
TPS73730DRBR	SON	DRB	8	3000	356.0	356.0	35.0
TPS73730DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS73733DCQR	SOT-223	DCQ	6	2500	356.0	356.0	35.0
TPS73733DCQRG4	SOT-223	DCQ	6	2500	346.0	346.0	41.0
TPS73733DRVR	WSON	DRV	6	3000	213.0	191.0	35.0
TPS73733DRVT	WSON	DRV	6	250	213.0	191.0	35.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73734DCQR	SOT-223	DCQ	6	2500	346.0	346.0	41.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPS73701DCQ	DCQ	SOT-223	6	78	543	8.6	3606.8	2.67
TPS73701DCQG4	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68
TPS73701DRBR	DRB	VSON	8	3000	381	4.83	2286	0
TPS73701DRBRG4	DRB	VSON	8	3000	381	4.83	2286	0
TPS73701DRBT	DRB	VSON	8	250	381	4.83	2286	0
TPS73718DCQ	DCQ	SOT-223	6	78	543	8.6	3606.8	2.67
TPS73725DCQ	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68
TPS73733DCQ	DCQ	SOT-223	6	78	543	8.6	3606.8	2.67
TPS73733DCQG4	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68
TPS73734DCQ	DCQ	SOT-223	6	78	532.13	8.63	3.6	3.68



4214845/C 11/2021


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.


DCQ0006A

SOT - 1.8 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4214845/C 11/2021

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DCQ0006A

SOT - 1.8 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X


4214845/C 11/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225563/A 12/2019


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


DRV0006D

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:25X



SOLDER MASK DETAILS

4225563/A 12/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DRV0006D

WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4225563/A 12/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DRB 8

GENERIC PACKAGE VIEW

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203482/L



VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRB0008B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218876/A 12/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
81% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218876/A 12/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218875/A 01/2018


NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
84% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218875/A 01/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司