www.ti.com.cn

# 3MHz 降压稳压器和三重线性稳压器以及受保护传感器电源

查询样片: TPS65301-Q1

### 特性

- 输入 VIN 电压范围介于 5.75V 至 40V 之间,瞬态 电压高达 45V
- 为了实现稳定性,所有输出支持陶瓷输出电容器
- 带有集成高侧开关的 5.45V 开关模式稳压器
  - 建议使用的开关模式频率范围为 2MHz 至 3MHz
- 过流保护和 1.2A 峰值开关电流
- 一个线性稳压器 5V ± 2%
- 两个电压为 3.3V 的线性稳压器控制器,分别 为1.2V ± 2%
- 受保护 5V 传感器电源输出,此输出跟踪 3.3V 电源
- IGN EN 输入的状态指示器输出
- 点火 (IGN\_EN) / 使能输入 (EN) 周期上的软启动
- 用于同步的外部时钟输入
- 针对快速负瞬态的可编程加电复位延迟、复位功能 滤波器定时器
- 针对下列电源的电压监视器
  - VREG, 3.3V, 1.2V
- 针对过多功率耗散的热关断保护
- 运行结温范围高达 150°C
- 耐热增强型 24 引脚超薄型小外形尺寸 (HTSSOP) 或者 24 引脚四方扁平无引线 (QFN) 封装

### 应用范围

- 用于 TMS570 微控制器的电源
- 用于 C28XXX 数字信号处理器 (DSP) 的电源
- 针对车载应用的通用电源

### 描述

TPS65301-Q1 电源是一个单开关模式降压电源和三个线性稳压器的组合。 这是一款单片高压开关稳压器,此稳压器具有一个集成型 1.2A 峰值电流开关,45V 功率金属氧化物半导体场效应晶体管 (MOSFET),一个低压线性稳压器,两个电压稳压器控制器以及一个受保护传感器电源。

此器件具有一个电压监视器,此监视器监控开关模式电源的输出,3.3V 线性稳压器和 1.2V 线性稳压器。一个外部定时电容器用于设定加电延迟时间和复位输出 nRST 的释放时间。这个复位输出还被用于表示开关模式电源,3.3V 线性稳压器电源或者 1.2V 线性稳压器电源是否在设定的限值之外。 受保护传感器电源 5VS 在额定限值内跟踪 3.3V 线性稳压器。

TPS65301-Q1 器件开关频率范围介于 2MHz 至 3MHz 之间,从而实现半高电感器和低值输入以及输出陶瓷电容器的使用。 外部环路补偿为用户提供了针对适当的运行条件而进行转换器优化的灵活性。

此器件具有内置保护特性,诸如 IGN\_EN ON 或者使能周期上的软启动、逐脉冲电流限制、热感测、和过多功率耗散而引起的关断。




图 1. 典型应用电路原理图



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **ABSOLUTE MAXIMUM RATINGS(1)**

over operating free-air temperature range (unless otherwise noted)

FUNCTION	TERMINAL	VALUE	UNIT
Buck Regulator	VIN, VIN_D	-0.3 to 45	V
	BOOT	-0.3 to 50	V
	PH	-1 to 45 -2 V for 30 nS	V
	VSENSE	-0.3 to 5.5	V
Control	IGN_EN	-0.3 to 45	V
	EN	-0.3 to 5.5	V
	3.3VSENSE	-0.3 to 5.5	V
	1.2VSENSE	-0.3 to 5.5	V
	RT/CLK	-0.3 to 5.5	V
	VREG	-0.3 to 8	V
Output	3.3VDRIVE	-0.3 to 8	V
	1.2VDRIVE	-0.3 to 8	V
	nRST	-0.3 to 5.5	V
	IGN_ST	-0.3 to 5.5	V
	SS	-0.3 to 7	V
	DELAY	-0.3 to 7	V
	COMP	-0.3 to 7	V
	BOOT_LDO	-0.3 to 9	V
	5V	-0.3 to 7	V
	5VS	-1 to 45	V
Temperature	Operating junction temperature range, T <sub>J</sub>	-40 to 150	°C
	Storage Temperature Range, T <sub>S</sub>	-55 to 165	°C
Electrostatic Discharge HBM	ESD <sup>(2)</sup>	±2	kV

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
VIN, VIN_D	5.6	40	V
BOOT	5.6	48	V
PH	-1	40	V
IGN_EN	0	40	V
EN, VSENSE, 3.3VSENSE, 1.2VSENSE, RT/CLK, nRST, IGN_ST	0	5.25	V
VREG, 3.3VDRIVE, 1.2VDRIVE	0	7.5	V
SS, DELAY, COMP	0	6.5	V
BOOT_LDO	0	8.1	V
Operating ambient temperature range, T <sub>A</sub>	-40	125	°C

<sup>(2)</sup> The human body model is a 100-pF capacitor discharged through a 1.5-k $\Omega$  resistor into each pin.



#### THERMAL INFORMATION

		TPS65	301-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP	RHF	UNIT
		24 PINS	24 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance (2)	33.6	30.3	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance (3)	16.6	30.5	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance (4)	14.5	8.7	°C/W
ΨЈТ	Junction-to-top characterization parameter <sup>(5)</sup>	0.4	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter (6)	14.3	8.8	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	1.3	1.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

#### DC CHARACTERISTICS

VIN = 6 V to 27 V, IGN\_EN = VIN, T<sub>J-Max</sub> = 150°C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN, VIN_	D (Input Power Supply)					
VIN, VIN_D	Supply voltage on VIN, line	Normal mode, after initial startup	5.6	14	40	V
Iq <sub>-Normal</sub>	Current normal mode	Open-loop test		5.57		mA
I <sub>SD VIN</sub>	Chut dame	IGN = 0 V, VIN = 12 V, T <sub>A</sub> = -40°C to 125°C		2.2	15	
I <sub>SD VIND</sub>	Shut down	IGN = 0 V, VIN = 12 V, T <sub>A</sub> = -40°C to 125°C		2.2	15	μΑ
IGN_EN (I	Ignition Input)					
V <sub>IGN_EN</sub>	Input voltage range	Input into IGN_EN pin		14	40	V
V <sub>IH</sub>	Input high	Enable device to be ON (rising signal)		3.16	3.6	V
V <sub>IL</sub>	Input low	Enable device to be OFF (falling signal)	2.2	3.03		V
	lance himb	Enable device to be ON, V <sub>IGN_EN</sub> = 18 V		23.7	50	
I <sub>IH</sub>	Input high	Enable device to be ON, V <sub>IGN_EN</sub> = 3.7 V		4 7		μA
EN (Logic	: Level Enable)					
V <sub>IH</sub>	Input high	Enable device to be ON (rising signal)		1.7	2.3	V
V <sub>IL</sub>	Input low	Enable device to be OFF (falling signal)	0.7	1.53		V
Switch-Mo	ode Output 5.45 V	•				
VREG	Regulator output internal resistor network	Fixed output based on internal resistor network	5.30	5.45	5.70	V
Co	Output capacitor for 5.45 V	ESR = 0.001 $\Omega$ to 100 m $\Omega$ ; large output capacitance may be required for load transients	10			μF
r <sub>ds(on)</sub>	Internal switch resistance	Measured across VIN_D and PH pins, I <sub>VREG</sub> = 1 A		0.3		Ω
I <sub>O-CL</sub>	Switch current limit	VIN = 12 V	1.2	2	3	Α
t <sub>ON-min</sub>	Minimum ON time			40		ns
D <sub>max</sub>	Maximum duty cycle			97%		
VSENSE (	(Internal Reference Voltage)				,	
VREG ref	Internal reference voltage		1.954	2	2.046	V



## **DC CHARACTERISTICS (continued)**

 $\overline{\text{VIN}}$  = 6 V to 27 V, IGN\_EN = VIN, T<sub>J-Max</sub> = 150°C, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SS (Soft-S	Start Timer for Switch-Mode Co					
I <sub>SS</sub>	Soft-start source current	Css = 0.001 µF to 0.01 µF	40	50	60	μΑ
IGN_ST (I	gnition Input Status)					-
V <sub>OL</sub>	Output low	Output asserted low when IGN_EN < 2.2 V, I <sub>OL</sub> = 1 mA		0.056	0.4	V
I <sub>IH</sub>	Leakage test	IGN_ST = 5 V		0.05	2	μΑ
5V (5-V Li	near Regulator)					
5V <sub>O</sub>	Output voltage	I <sub>O</sub> = 1 mA, VREG = 5.45 V	4.9	5	5.1	V
$\Delta V_{O ext{-Line}}$	Line regulation	5.15 V < VREG < 5.45 V, I <sub>O</sub> = 1 mA, VIN = 12 V		10	20	mV
$\Delta V_{O ext{-Load}}$	Load regulation	1 mA < I <sub>O</sub> < 200 mA, VREG = 5.45 V, VIN = 12 V		10	30	mV
$V_{DO}$	Dropout voltage	$I_O$ = 150 mA, measure VREG when $V_O$ (nom) – 0.1 V, then $V_{DO}$ = VREG – (5 $V_O$ – 0.1) V, VREG > 5 V		0.15	0.26	V
I <sub>5V-CL</sub>	Current limit	$5V_{O} = 0.8 \times 5V_{O} \text{ (nom)}$	350	1080		mA
Co	Output capacitor	ESR = 0.001 $\Omega$ to 2 $\Omega$ . Larger output capacitance may be required for load transients.	1	2.2	10	μF
PSRR	Power-supply rejection ratio	f = 100 Hz, VREG = 5.45 V, I <sub>O</sub> = 100 mA, VIN = 12 V	45	60	75	dB
V <sub>soft-start</sub>	Soft start on enable cycle	$5V_O = 0 V$ (initially) with $f_{sw} = 2.5 MHz$		13		ms
3.3-V Line	ear Regulator Controller (3.3VS	ENSE)			1	
3.3V <sub>O</sub>	Output voltage	I <sub>O</sub> = 5 mA, Vnpn_power input = 5.3 V	3.234	3.3	3.366	V
Δ3.3V <sub>O</sub> - Line	Line regulation	3.8 V < Vnpn_power input < 7 V (with nRST not triggered)		1	10	mV
∆3.3V <sub>O-</sub> Load	Load regulation	5 mA < I <sub>O</sub> < 550 mA		7.5	30	mV
Co	Output capacitor for 3.3 V	ESR = 0.001 $\Omega$ to 2 $\Omega$ . Large output capacitance may be required for load transients.	1	4.7	10	μF
PSRR	Power-supply rejection ratio	f = 100 Hz, VREG = 5.45 V, I <sub>O</sub> = 200 mA, VIN = 12 V	45	60	75	dB
t <sub>ss</sub>	Soft-start time	$3.3V_O = 0 \text{ V (initially) with } f_{sw} = 2.5 \text{ MHz}$		12.3		ms
3.3VDRIV	E (Ex. Switch Control Output)				1	
I <sub>OH</sub>	Base drive current. NPN turn ON	3.3VDRIVE - 3.3VSENSE = 1 V	10	28	50	mA
I <sub>OL</sub>	NPN turn off	3.3VDRIVE – 3.3VSENSE at 0.2 V	0.1	0.412		mA
1.2-V Line	ear Regulator Controller (1.2VS	ENSE)			1	
1.2V <sub>O</sub>	Output voltage	I <sub>O</sub> = 5 mA, Vnpn_power input = 5.3 V	1.176	1.2	1.224	V
∆1.2V <sub>O</sub> - Line	Line regulation	3.25 V < Vnpn_power input < 7 V (with nRST not triggered)		1	10	mV
∆1.2V <sub>O-</sub> Load	Load regulation	5 mA < I <sub>O</sub> < 350 mA		5	15	mV
C <sub>O</sub>	Output capacitor for 1.2 V	ESR = 0.001 $\Omega$ to 100 m $\Omega$ . Large output capacitance may be required for load transients.	8	10	12	μF
PSRR	Power-supply rejection ratio	f = 100 Hz, VREG = 6 V, I <sub>O</sub> = 200 mA, VIN = 12 V	45	60	75	dB
t <sub>ss</sub>	Soft-start time	$1.2V_O = 0 \text{ V (initially) with } f_{SW} = 2.5 \text{ MHz}$		8.5		ms
1.2VDRIV	E (Ex. Switch Control Output)	7				
I <sub>OH</sub>	Base drive current. NPN turn ON	1.2VDRIVE - 1.2VSENSE = 1 V	10	27	50	mA
l <sub>OL</sub>	NPN turn off	1.2VDRIVE – 1.2VSENSE at 0.2 V	0.1	0.47		mA
5VS (Prot	ected Sensor Supply Linear Re	egulator)			1	
V <sub>SENSOR</sub>	Output tolerant range	V <sub>SENSOR</sub> output shorted fault conditions	-1		VIN	V
VSENSO R	Output voltage	$I_O = 1$ mA to 100 mA, VREG = 5.45 V	4.9	5	5.1	V




## **DC CHARACTERISTICS (continued)**


 $VIN = 6 \text{ V to } 27 \text{ V}, IGN\_EN = VIN, T_{J-Max} = 150^{\circ}C, unless otherwise noted$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>5VS_SC</sub>	Short circuit current	5VS = 45 V		2.25		mA
I <sub>5VS</sub>	Output current	VREG = 5.45 V			150	mA
Δ5VS <sub>LOA</sub>	Load regulation	1 mA < I <sub>5VS</sub> < 75 mA, VREG = 5.45 V, VIN = 12 V		15		mV
V <sub>DO</sub>	Drop out voltage	IO = 150 mA, Measure VREG when 5VS (nom) $-$ 0.1 V Then $V_{DO}$ = VREG $-$ (5VS $-$ 0.1) V, VREG $>$ 5.1 V			0.4	V
Co	Output capacitor for protected 5-V supply	ESR = 0.001 $\Omega$ to 2 $\Omega$ , Larger output capacitance may be required for load transients	1		10	μF
I <sub>5VS-CL</sub>	Current limit	5VS = 0.8 x 5VS (nom)	180	320	650	mA
I <sub>Lkg</sub>	Leakage current	EN_LIN_REG = 0 V with VIN = 14 V			5	μΑ
PSRR	Power-supply rejection ratio	f = 100 Hz, VREG = 6 V, I <sub>5VS</sub> = 75 mA, VIN = 12 V		60		dB
DELAY (F	Power-On-Reset Delay)					
V <sub>Threshold</sub>	Threshold voltage	Threshold to release nRST high	1.3	2.05	2.6	V
I <sub>Charge</sub>	Capacitor charging current		1.4	2	2.6	μΑ
nRST (Re	set Indicator)				•	
V <sub>OL</sub>	Output low	Reset asserted due to falling VREG or 3.3 $V_{\rm O}$ or 1.2 $V_{\rm O}$ output voltages, $I_{\rm OL}$ = 1 mA	0	0.16	0.4	V
t <sub>nRSTdly</sub>	Filter time	Delay before nRST is asserted low		11		μs
	Trigger nRST for VREG output		0.845	0.875	0.905	VREG
$V_{TH\_VREG}$	Trigger nRST for 3.3 V <sub>O</sub>	VREG ramp down	0.9	0.93	0.96	3.3 V <sub>O</sub>
	Trigger nRST for 1.2 V <sub>O</sub>		0.9	0.93	0.96	1.2 V <sub>O</sub>
I <sub>IH</sub>	Leakage test	Reset = 5 V		0.07	2	μA
RT/CLK (	Oscillator Setting of External C	lock Input)				
	Switching freq using RT mode		2		3	
	Switching freq using CLK mode		2		3	MHz
$f_{\text{SW}}$	Minimum clock input pulse duration			40		ns
	Internal oscillator frequency	Cuitabing fraguency talerance for alcale	-14%		14%	
	External clock input	Switching frequency tolerance for clock	-20%		10%	
V <sub>IH</sub>	Input high				2.3	V
V <sub>IL</sub>	Input low		0.6			V



### **DEVICE INFORMATION**





### **PIN DESCRIPTIONS**

PIN									
NAME	NUN	/IBER	1/0	DESCRIPTION					
NAME	PWP	RHF							
PH	1	23	0	Source of internal switching FET					
VIN_D	2	24	I	Drain input for internal high side MOSFET. Pin 2 and pin 4 must be connected together externally.					
BOOT	3	1	0	External bootstrap capacitor connected to PH (pin 1) to drive gate of internal switching FET					
VIN	4	2	I	Unregulated input voltage supply. Pin 2 and pin 4 must be connected together externally.					
IGN_EN	5	3	I	Ignition input (high-voltage tolerant) internally pulls to ground. Must be externally pulled up to enable					
BOOT_LDO	6	4	0	External capacitor connected to ground for stability of internal regulator					
5VS	7	5	0	External capacitor to ground for stability of regulated output					
RT/CLK	8	6	I/O	External resistor connected ground to program the internal oscillator. Alternative option is to feed an external clock to provide reference for switching frequency.					
EN	9	7	ı	A high logic-level input signal to enable and low signal to disable device. Internally pulled down to ground					
5V	10	8	0	External capacitor to ground for stability of regulated output					
IGN_ST	11	9	0	Active-low, open-drain ignition input indicator, output connected to external bias voltage through a resistor. Asserted high after ignition input is high					
GND	12	10	0	Ground pin, must be electrically connected to exposed pad on PCB for proper thermal performance					
NC	13	11	_	Connect to ground					
COMP	14	12	0	Error amplifier output to connect external compensation components					
VSENSE	115	13	I	Inverting node of error amplifier for voltage-mode control of preregulated supply					
1.2VSENSE	16	14	I	Voltage node of 1.2-V supply					
1.2VDRIVE	17	15	0	Output current source to drive the base of an external bipolar transistor to regulate the 1.2-V supply					
3.3VSENSE	18	16	I	Voltage node of 3.3-V supply					
3.3VDRIVE	19	17	0	Output current source to drive the base of an external bipolar transistor to regulate the 3.3-V supply					
SS	20	18	0	External capacitor to ground to program soft-start time					
DELAY	21	19	0	External capacitor to ground to program the power-on-reset delay					
VREG	22	20	I	Buck converter output. Integrated internal low-side FET to load output during start-up or limit voltage overshoot					





## PIN DESCRIPTIONS (continued)


F	PIN							
NAME	NUMBER				I/O	I/O	I/O	DESCRIPTION
NAIVIE	PWP	RHF						
nRST	23	21	0	Active-low, open-drain reset output connected to external bias voltage through a resistor. This output is asserted high after the preregulator, 3.3-V, and 1.2-V regulator outputs are regulating and the delay timer has expired. Also, output is asserted low if any one of these three supplies is out of the set regulation, this threshold is internally set.				
PGND	24	22	0	Power ground pin, must be electrically connected to exposed pad on PCB for proper thermal performance				
Thermal pad	-	-	_	Electrically connect to ground and solder to ground plane of PCB for thermal efficiency				





### **TYPICAL CHARACTERISTICS**

















QUIESCENT CURRENT



### **TYPICAL CHARACTERISTICS (continued)**




Figure 8. Load Transient Response, 10 mA to 1 A

## 5-V Linear Regulator (5 V<sub>o</sub>)






Figure 11. Load Transient Response, 10 mA to 200 mA



## **TYPICAL CHARACTERISTICS (continued)**

## 3.3-V Linear Regulator Controller (3.3 V<sub>o</sub>)










Figure 14. Load Transient Response, 10 mA to 550 mA



## **TYPICAL CHARACTERISTICS (continued)**

## 1.2-V Linear Regulator Controller (1.2 V<sub>o</sub>)








Figure 17. Load Transient Response, 10 mA to 350 mA



#### INTERNAL FUNCTIONAL BLOCKS




Figure 18. Internal Functional Blocks (pin numbers apply to TPS65301PWPRQ1)

#### **PIN FUNCTIONS**

### **Buck Supply, VIN\_D**

This is an input power source for the internal high-side MOSFET of the switch-mode power supply.

### Phase Node for Buck Regulator, PH

This terminal provides the floating voltage reference for the internal drive circuitry.

### Bootstrap, BOOT

The ceramic capacitor on this pin acts a as a voltage supply for the internal high-side MOSFET gate-drive circuitry. The capacitor connects between the BOOT and PH terminals. Operating with a duty cycle of 100% automatically reduces the duty cycle to approximately 95% on every fifth cycle to allow this capacitor to recharge.

### Voltage-Sense Node, VSENSE

An internal resistor between VREG and this pin and another internal resistor between this pin and ground form the voltage-sense network. This terminal is the inverting input for the error amplifier of the control loop. This input is compared to an internal reference of 2 V for the control circuitry.

### **Error Amplifier Output, COMP**

The error amplifier output forms a compensation network for the voltage mode control topology. The amplifier changes state with increase in voltage output on this pin.



### Internal Regulated Boot Supply, BOOT\_LDO

The internally regulated supply acts as a refresh power source for the bootstrap capacitor every switching cycle. An external capacitor to ground is needed to stabilize the voltage source.

### Clock Pulse, RT/CLK

A resistor to ground on this terminal sets the buck converter switching frequency. Alternatively, an external clock input on this pin overrides the internal free-running clock (default value) by detecting positive edges of consecutive pulses and synchronizing to the external input signal. If the external clock input is removed, the system synchronizes to the internal clock signal of 2.2 MHz.

### **Output Voltage, VREG**

This terminal represents the buck (step-down) output voltage VREG of the converter. The output voltage of the buck-mode regulator is fixed at 5.45 V. This output requires a ceramic capacitor (4.7-µF to 10-µF range).

### Ignition Enable Input, IGN\_EN

The IGN\_EN pin acts as an enable and disable input to activate the step-down power-supply output. The input is high-voltage tolerant up to 45 V. An internal resistor limits current into this terminal for such high input voltage.

### Logic Level Enable Input, EN

The EN pin is a logic-level disable input to all outputs when IGN\_EN is low and all outputs are active.

### Regulated Output, 5V

This terminal is the regulated output and requires a low-ESR ceramic capacitor to ground for loop stabilization. This capacitor must be placed close to the pin of the IC. The output requires larger capacitance to compensate for wide load transient steps.

### Power-On Delay, DELAY

A capacitor on this pin sets the desired delay time. The output of this pin provides a source current to charge the external capacitor once the VREG, 3.3-V and 1.2-V supplies have all exceeded the internally set threshold ( $0.9 \times 10^{-5}$ ) their respective regulated supply values).

### 3.3-V Drive Output, 3.3VDRIVE

This pin provides an output to drive an external bipolar transistor (BJT) for the 3.3-V supply. The output is protected by current limiting of both the source and sink capabilities.

#### 3.3-V Voltage Sense, 3.3VSENSE

This pin is the voltage node of 3.3-V supply. Voltage of approximately 1.65 V on this terminal initiates a current foldback during shorts on the regulated output.

### 1.2-V Drive Output, 1.2VDRIVE

This pin provides an output to drive an external bipolar transistor (BJT) for the 1.2-V supply. The output is protected by current limiting of both the source and sink capabilities.

### 1.2-V Voltage Sense, 1.2VSENSE

This pin is the voltage node of 1.2-V supply. Voltage of approximately 0.6 V on this terminal initiates a current foldback during shorts on the regulated output.

### Soft Start, SS

A ceramic capacitor is connected from this terminal to ground to set a soft-start timer for the buck regulator supply. There is an internal pullup current source of 50  $\mu$ A typical, which is activated on IGN\_EN to charge the external capacitor on the SS pin.



### Input Voltage, VIN

The VIN pin is the input power source for the device. This pin must be externally protected against voltage levels greater than 45 V and against a reversed battery. This input line requires a filter capacitor to minimize noise. Additionally, for EMI considerations, an input filter inductor may also be required.

### Protected 5-V supply, 5VS

This terminal is the regulated protected sensor supply which requires a low ESR ceramic capacitor to ground for loop stabilization. This capacitor must be placed close to the pin of the IC. The output is protected for shorts to -1 V and VIN supply.

### Reset Indicator, nRST

The nRST pin is an open-drain output. The power-on reset output is asserted low until the output voltages on the VREG, 3.3-V, and 1.2-V supplies exceed their set thresholds and the power-on delay timer has expired. Additionally, whenever the IGN\_EN and EN\_LIN\_REG pins are low or open, nRST is immediately asserted low regardless of the output voltage. If a thermal shutdown occurs due to excessive thermal, conditions this pin is asserted low.

### Ignition Input Status, IGN ST

The IGN\_ST pin is an open-drain output. This output indicates whether input signal IGN\_EN is present. Additionally, whenever the IGN pin is low or open, IGN\_ST is immediately asserted low.

### **Power Ground, PGND**

Power ground terminal, which is internally connected to the exposed thermal pad.

### Ground, GND

Signal ground terminal, which is internally connected to the exposed thermal pad.



#### **DEVICE INFORMATION**

#### **Buck Converter**

### **PWM Operation**

The switch-mode power supply (SMPS) operates in a fixed-frequency pulse-width modulation (PWM) mode. The switching frequency is set by an external resistor or synchronized with an external clock input. The internal N-channel MOSFET is turned on (SET) at the beginning of each cycle. This MOSFET is turned off (RESET) when the PWM comparator resets the latch. Once the high external FET is turned OFF, the external Schottky diode recirculates the energy stored in the inductor for the remainder of the switching period.

The external bootstrap capacitor acts as a voltage supply for the internal high side MOSFET. This capacitor is recharged on every recirculation cycle (when the internal high-side MOSFET is turned OFF). In the case of commanding 100% duty cycle for the internal high side MOSFET, the device automatically revert to 87% to allow the bootstrap capacitor to recharge.

### **Voltage-Mode Control Loop**

The voltage-mode control monitors the set output voltage and processes the signal to control the internal MOSFET. A voltage feedback signal is compared to a constant ramp waveform, resulting in a PWM modulation pulse. An input line-voltage feedforward technique is incorporated to compensate for changes in the input voltage and ensures the output voltage is stable by adjusting the ramp waveform for the correct duty cycle. The internal MOSFET is protected from excess power dissipation with a current limit and frequency foldback circuitry during an output-to-ground short-circuit event.

A combination of internal and external components forms a compensation network to ensure error-amplifier gain does not cause instability due to input voltage changes or load perturbations.

### **Modes of Operation**

The converter operates in different modes based on load current, input voltage, and component selection.

#### Continuous-Conduction Mode (CCM)

This mode of operation is typically when the inductor current is non-zero and the load current is greater than  $I_{L \text{ CCM}}$ .

$$I_{IND\_CCM} \ge \frac{(1-D) \times VREG}{2 \times f_{SW} \times L}$$

### where

- I<sub>IND CCM</sub> = Inductor current in continuous-conduction mode
- D = duty cycle
- VREG = output voltage
- L = Inductor
- f<sub>SW</sub> = switching frequency

In this mode, the duty cycle should always be greater than the minimum  $t_{\text{ON}}$  or the converter may go into burst mode.

#### Discontinuous Mode (DCM)

$$I_{IND\_DCM} \ge \frac{(1-D) \times VREG}{2 \times f_{SW} \times L}$$

This mode of operation is typically when the inductor current goes to zero and the load current is less than  $I_{\text{IND DCM}}$ .

#### **Tracking Mode**

When the input voltage is low and the converter approaches approximately 100% duty cycle, the following equation determines the output voltage.



$$VREG = \left(1 - \frac{t_{OFF\_MIN}}{T}\right) \times (VIN - I_{Load} \times R_{DS})$$

where

- t = Period
- R<sub>DS</sub> = Internal FET resistance
- I<sub>LOAD</sub> = output load current

### Output Voltage 5.45 V (VREG)

Output voltage VREG is generated by the converter supplied from the battery voltage VIN and the external components (L, C). The output is sensed through an internal resistor divider and compared with an internal reference voltage.

This output requires larger output capacitors (4.7-µF to 10-µF range) to ensure that during load transients the output does not drop below the reset threshold for a period longer than the reset deglitch filter time.

An internal load is enabled for a short period whenever

- a start-up condition occurs, that is, during power up or when IGN\_EN or EN is toggled.
- · an overvoltage condition exists on this output.

### Switching Frequency (RT/CLK)

The oscillator frequency of the buck regulator is selectable by means of a resistor placed at the RT/CLK pin to ground. The switching frequency ( $f_{SW}$ ) can be set in the range 2 MHz to 3 MHz in this resistor mode. Alternatively, if there is an external clock input signal, the internal oscillator synchronizes to this signal within 10  $\mu$ s.

The following equation determines the value of resistor (RT) for the required switching frequency f<sub>SW</sub>.

$$RT = \frac{98.4 \times 10^9}{f_{SW}} \quad (Ohms)$$

#### **Boost Capacitor (BOOT)**

This capacitor provides the gate-drive voltage for the internal MOSFET switch. X7R and X5R grade dielectrics are recommended due to their stable values over temperature. It may be necessary to select a lower value of boost capacitor for low-VREG and/or high-frequency applications, or to select a higher value for high-VREG and/or low-frequency applications (for example, 100 nF for 500 kHz / 5 V and 220 nF for 500 kHz / 8 V.) Usually, a 0.1-µF capacitor is used for the boot capacitor.

### Soft Start (SS)

To limit the start-up inrush current for the switch-mode supply, an internal soft-start circuit is used to ramp up the reference voltage from 0 V to its final value of 0.8 V. The regulator uses the internal reference or the SS-pin voltage as the power-supply reference voltage to regulate the output accordingly. The following equation determines the soft-start timing.

Time 
$$(t_{SS}) = \frac{C \times 0.8 \text{ V}}{50 \times 10^{-6}}$$

where

C = Capacitor on SS pin, usually 0.1 μF or lower

#### Power-On Delay (DELAY)

The power-on delay function delays the release of the nRST line. The method of operation is to detect when all VREG (5.45 V), 3.3-V and 1.2-V power-supply outputs are above 90% (typical) of the set value. This then triggers a current source to charge the external capacitor on the DELAY terminal. Once this capacitor is charged to approximately 2 V, the nRST line is asserted high. The delay time is calculated using the following equation:

$$t_{DELAY} = \frac{2 \ V \times C}{2 \ \mu A}$$

www.ti.com.cn

#### where

• C = capacitor on DELAY pin

Example: For a 20-ms delay, C = 20 nf.

### Reset (nRST)

The nRST pin is an open-drain output. The power-on reset signal is a voltage supervisor output to indicate the output voltages on VREG (5.45 V), 3.3 V, and 1.2 V are within the specified tolerance of their set regulated voltages. Additionally, whenever both the IGN\_EN and EN pins are low or open, nRST is immediately asserted low regardless of the output voltage. If a thermal shutdown occurs due to excessive thermal conditions, this pin is asserted low.


Conversely on power down, once the VREG or 3.3V or 1.2V output voltage falls below 90% of its respective set threshold, nRST is pulled low after a de-glitch filter delay of approximately 15  $\mu$ s (max). This is implemented to prevent nRST from being invoked due to noise on the output supplies.

#### **Thermal Shutdown**

This device has independent two thermal sensing circuits for the VREG (5.45 V), 5-V regulators; if either one of these circuits detects the power FET junction temperature to be greater than the set threshold, that particular output-power switch is turned OFF. The appropriate FET turns back ON once it is allowed to cool sufficiently.



#### **Reset Function**



On power up, ALL three regulated supplies, VREG, 3.3 V and 1.2 V have to be more than 90% of their respective value before the delay timer capacitor on delay pin can start charging

On power down, if any one of the three regulated supplies, VREG, 3.3 V and 1.2 V drops below the 90% of it's value nRST is asserted low after a small deglitch filter time. Once nRST is asserted low, it can only go high again after ALL three supplies are above the 90% value and delay pin voltage higher than 2 V.

Figure 19. Reset Function



### **Linear Regulators**

### Fixed Linear Regulator Output (5 V)

This is a fixed, regulated output of 5 V  $\pm 2\%$  over temperature and input supply using a precision voltage-sense resistor network. A low-ESR ceramic capacitor is required for loop stabilization; this capacitor must be placed close to the pin of the IC. This output is protected against shorts to ground by a foldback current limit for safe operating conditions, and a current limit for limiting inrush current due to depleted charge on the output capacitor. Initial IGN\_EN or EN initiates power cycle of the soft-start circuit on this regulator. The soft-start takes typically 13 ms. This output may require a larger output capacitor to ensure that during load transients the output does not drop below the required regulated specifications.

### Fixed Linear Regulator Controller (3.3 V)

The linear regulator controller requires an external NPN bipolar pass transistor of sufficient gain stage to support the maximum load current required. The base-drive output current is protected by current limiting both the source and sink drive circuitry. The 3.3VSENSE pin is the remote sense input of the output of the REG3 supply and controls the 3.3VDRIVE output accordingly. This regulator is fixed 3.3 V with ±2% tolerance using a precision voltage-sense resistor network. A low-ESR ceramic output capacitor is used for loop compensation of the regulator. A voltage on this pin of less than approximately 50% of the regulated value initiates a current limit on the 3.3VDRIVE output.

This output may require larger output capacitors to support load transients, so the output does not drop below 90% of 3.3 V.

### Fixed Linear Regulator Controller (1.2 V)

The linear regulator controller requires an external NPN bipolar pass transistor of sufficient gain stage to support the maximum load current required. The 1.2VSENSE pin is the remote sense input of the output of 1.2-V supply and controls the 1.2VDRIVE output accordingly. This regulator output is 1.2 V with ±2% tolerance using a precision voltage-sense resistor network. A low-ESR ceramic output capacitor is used for loop compensation of the regulator. A voltage on this pin of less than approximately 50% of the regulated value initiates a current limit on the 1.2VDRIVE output.

This output may require larger output capacitors to support load transients, so the output does not drop below 90% of 1.2 V.

#### **Protected Sensor Supply Output, (5VS)**

This is a fixed regulated output from of 5 V  $\pm 2\%$  over temperature and input supply using precision voltage sense resistor network. A low ESR ceramic capacitor is required for loop stabilization; this capacitor must be placed close to the pin of the IC. This output is protected against shorts to ground by a fold back current limit for safe operation conditions, and a current limit for limiting in-rush current due to depleted charge on the output capacitance. This output is also protected against shorts to battery voltage by limiting the reverse current. This supply can thus be used to power a sensor outside the electrical control unit ECU. On initial IGN\_EN or EN power cycle the soft start circuit on this regulator is initiated. The soft-start takes typically 10 ms. This output may require larger output capacitor to ensure that during load transients the output does NOT drop below the required regulated specifications.

### **Modes of Operation**

### **Operational Mode**

The purpose of the EN input is to keep the regulated supplies ON for a period for the microprocessor to log information into the memory locations once the ignition input is disabled. The microprocessor disables the power supplies by pulling EN low after this activity is complete.



#### APPLICATION INFORMATION

This is a starting point and theoretical representation of the values to be used for the application, further optimization of the components derived may be required to improve the performance of the device.

### **Buck Converter**

### **Duty Cycle**

$$D = \frac{V_O}{V_I}$$

where

- V<sub>O</sub> = Output voltage
- V<sub>I</sub> = Input voltage

### **Output Inductor Selection (L)**

The minimum inductor value is calculated using the coefficient  $K_{IND}$  that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor, and so the typical range of this ripple current is in the range of  $K_{IND} = 0.2$  to 0.3, depending on the ESR and the ripple-current rating of the output capacitor.

Inductor ripple current

$$I_{Ripple} = K_{IND} \times I_{O}$$

where

• I<sub>O</sub> = Output current

#### **Benefits of Low Inductor Value**

- Low inductor value gives high di/dt, which allows for fewer output capacitors for good load transient response.
- · Gives higher saturation current for the core due to fewer turns
- Fewer turns yields low DCR and therefore less dc inductor losses in the windings.
- High di/dt provides faster response to load steps.

### **Benefits of High Inductor Value**

- Low ripple current leads to lower conduction losses in MOSFETs
- Low ripple; means lower RMS ripple current for capacitors
- Low ripple; yields low ac inductor losses in the core (flux) and windings (skin effect)
- Low ripple; gives continuous inductor current flow over a wide load range

$$\mathsf{L}_{\mathsf{Min}} = \frac{(\mathsf{V}_{\mathsf{I-Max}} - \mathsf{V}_{\mathsf{O}}) \times \mathsf{V}_{\mathsf{O}}}{\mathsf{f}_{\mathsf{SW}} \times \mathsf{I}_{\mathsf{Ripple}} \times \mathsf{V}_{\mathsf{I-Max}}}$$

where

- f<sub>SW</sub> = the regulator switching frequency
- $I_{Ripple}$  = Allowable ripple current in the inductor, typically ±20% of maximum output load  $I_{O}$

#### **Inductor Peak Current**

$$I_{L-Peak} = I_O + \frac{I_{Ripple}}{2}$$

#### Output Capacitor Selection (Co)

The selection of the output capacitor determines several parameters in the operation of the converter, the modulator pole, the voltage droop on the out capacitor, and the output ripple.



During a load step from no load to full load or changes in the input voltage, the output capacitor must hold up the output voltage above a certain level for a specified time and not issue a reset until the main regulator control loop responds to the change. The capacitance value determines the modulator pole and the rolloff frequency due to the LC output-filter double pole—the output ripple voltage is a product of the output capacitor ESR and ripple current.

The minimum capacitance needed to maintain desired output voltage during a high-to-low load transition and prevent overshoot is

$$C_{O} = \frac{L((I_{O-max})^{2} - (I_{O-min})^{2})}{(V_{O-max})^{2} - (V_{O-min})^{2}}$$

where

- I<sub>o-max</sub> is maximum output current
- I<sub>o-min</sub> is minimum output current

The difference between the output current, maximum to minimum, is the worst-case load step in the system.

- V<sub>o-max</sub> is maximum tolerance of regulated output voltage
- V<sub>o-min</sub> is the minimum tolerance of regulated output voltage

Output capacitor root-mean-square (RMS) ripple current I<sub>O\_RMS</sub>. This is to prevent excess heating or failure due to high ripple currents.

This parameter is sometimes specified by the manufacturer.

$$I_{O\_RMS} = \frac{V_{O} \times (V_{I-max} - V_{O})}{\sqrt{12} \times V_{I-max} \times L \times f_{SW}}$$

### **External Schottky Diode (D)**

The TPS65301-Q1 requires an external ultrafast Schottky diode with fast reverse-recovery time connected between the PH and power ground terminals. The diode conducts the output current during the off-state of the internal power switch. This diode must have a reverse breakdown higher than the maximum input voltage of the application. A Schottky diode is selected for its lower forward voltage. The Schottky diode is selected based on the appropriate power rating, which factors in the dc conduction losses and the ac losses due to the high switching frequencies. The power dissipation  $P_{\rm D}$  is determined by

$$P_D = I_O \times V_{FD} \times (1-D) + \frac{(V_I - V_{FD})^2 \times f_{SW} \times C_J}{2}$$

where

- V<sub>FD</sub> = forward conducting voltage of Schottky diode
- C<sub>.1</sub> = junction capacitance of the Schottky diode

#### Input Capacitor (C<sub>I</sub>)

The TPS65301-Q1 requires an input ceramic decoupling capacitor type X5R or X7R and bulk capacitance to minimize input ripple voltage. The dc voltage rating of this input capacitance must be greater than the maximum input voltage. The capacitor must have an input ripple-current rating higher than the maximum input ripple current of the converter for the application. The input capacitors for power regulators are chosen to have reasonable capacitance-to-volume ratio and to be fairly stable over temperature. The value of the input capacitance is based on the input voltage desired ( $\Delta V_I$ ).

$$C_{I} = \frac{I_{O\text{-max}} \times 0.25}{\Delta V_{I} \times f_{SW}}$$

Input capacitor root-mean-square (RMS) ripple current I<sub>I RMS</sub> is calculated using the following equation.


$$I_{l\_RMS} = I_O \times \sqrt{\frac{V_O}{V_{l\_min}} \times \left(\frac{V_{l\_min} - V_O}{V_{l\_min}}\right)}$$



### **Loop Compensation**

The double pole is due to the output-filter components inductor and capacitor. The calculations for the following equations use values taken from Figure 20.

### **Loop-Control Frequency Compensation**



**Type 3 Compensation** 

Figure 20. Loop-Control Frequency Compensation

### **Type III Compensation**

 $f_{CO} = f_{SW} \times 0.1$  (the cutoff frequency when the gain is 1 is called the unity-gain frequency).

 $f_{CO}$  is typically 1/5 to 1/10 of the switching frequency double-pole frequency response due to the LC output filter. The LC output filter gives a *double pole*, which has a  $-180^{\circ}$  phase shift.

Make the two zeroes close to the double pole (LC), for example,  $f_{71} \approx f_{72} \approx \frac{1}{2}\pi (LC_{OUT})^{\frac{1}{2}}$ .

- 1. Make the first zero below the filter double pole (approximately 50% to 75% of  $f_{LC}$ )
- 2. Make the second zero at the filter double pole (f<sub>IC</sub>)

Make the two poles above the crossover frequency f<sub>CO</sub>.

- 3. Make the first pole at the ESR frequency (f<sub>ESR</sub>)
- 4. Make the second pole at 0.5 the switching frequency

The following compensation components are integrated in the device with the following typical values. Guidelines for compensation components:

$$R3 = 8 k\Omega$$
,  $C4 = 140 pF$ ,  $C2 = 20 pF$ 

The double pole to due to the output filter components LC,

$$f_{LC} = \frac{1}{2\pi\sqrt{LC_O}}$$



The ESR of the output capacitor C gives a zero that has a 90° phase shift. The ESR of the output capacitor should be in the range of 1 m $\Omega$  to 100 m $\Omega$ .

$$f_{ESR} = \frac{1}{2\pi \times C_O \times ESR}$$

### **PWM Modulator Gain K**

$$K = \frac{V_I}{V_{ramp}}$$

where

• 
$$V_{ramp} = V_I / 10$$
,  $V_I = Input operating voltage$ 

#### **Resistor Values**

Select R5 =  $94.7 \text{ k}\Omega$ 

$$R4 = \frac{R5 \times (V_O - V_{ref})}{V_{ref}}, \quad \text{where } V_{ref} = 2 \ V$$

$$R2 = \frac{f_{CO} \times V_{ramp} \times R4}{f_{LC} \times V_{I}}$$

Calculate C3 based on placing a zero at 50% to 75% of the output-filter double-pole frequency (below set at 50%).

$$C3 = \frac{1}{\pi \times R2 \times f_{IC}}$$

### **Gain of Amplifier**

$$A_V = \frac{R2 \times (R4 + R3)}{(R4 \times R3)}$$

## **Poles and Zero Frequencies**

$$f_{P1} = \frac{1}{2\pi \times R2 \times C2}$$

$$f_{P2} = \frac{1}{2\pi \times R3 \times C4}$$

$$f_{Z1} = \frac{1}{2\pi \times R2 \times C3}$$

$$f_{Z2} = \frac{1}{2\pi \times R4 \times C4}$$






Figure 21. Typical Gain vs Frequency

### **Power Dissipation**

### **Switch-Mode Power-Supply Losses**

The power dissipation losses are applicable for continuous-conduction mode operation (CCM).

$$P_{5.45V CON} = I_O^2 \times R_{ds(on)} \times (V_O/V_I)$$
 (Conduction losses)

$$P_{5.45V SW} = \frac{1}{2} \times V_1 \times I_0 \times (t_r + t_f) \times f_{SW}$$
 (Switching losses)

$$P_{5.45V\_Gate} = V_{drive} \times Qg \times f_{sw}$$
 (Gate drive losses) where typically  $Qg = 1 \times 10^{-9}$  (nC)

 $P_{IC} = V_I \times Iq$ -normal (Supply losses)

$$P_{Total} = P_{CON} + P_{SW} + P_{Gate} + P_{5V\_Lin Reg} + P_{IC}$$

#### where

 $V_O = VREG = Output voltage$ 

 $V_I$  = Input voltage

I<sub>O</sub> = Output current

 $t_r$  = FET switching rise time ( $t_r$  max. = 20 ns)

 $t_f$  = FET switching fall time ( $t_f$  max. = 20 ns)

 $V_{drive}$  = FET gate-drive voltage (typically  $V_{drive}$  = 6 V and  $V_{drive}$  max. = 8 V)

f<sub>SW</sub> = Switching frequency

### Linear Regulator (5V) and Sensor Supply (5VS):

$$P_{5V \text{ Lin Req}} = (VREG - 5 \text{ V}) \times I_{O 5V}$$



$$P_{5VS\_Lin Reg} = (VREG - 5 V) \times I_{O\_5VS}$$

### **Total Power Dissipation**

 $P_{IC} = V_I \times Iq$ -normal (Supply losses)

$$P_{Total} = P_{CON} + P_{SW} + P_{Gate} + P_{5V\_Lin Reg} + P_{5VS\_Lin Reg} + P_{IC}$$

For given operating ambient temperature T<sub>A</sub>

$$T_J = T_A + R_{th} \times P_{Total}$$

For a given max junction temperature T<sub>J-Max</sub> = 150°C

$$T_{A-Max} = T_{J-Max} - R_{th} \times P_{Total}$$

#### where

P<sub>Total</sub> = Total power dissipation (watts)

T<sub>A</sub> = Ambient temperature in °C

 $T_1$  = Junction temperature in °C

T<sub>A-Max</sub> = Maximum ambient temperature in °C

T<sub>.I-Max</sub> = Maximum junction temperature in °C

R<sub>th</sub> = Thermal resistance of package in (°C/W)

Other factors not included in the foregoing information which affect the overall efficiency and power losses are

- Inductor AC and DC losses
- Trace resistance and losses associated with the copper trace routing connection
- Schottky diode

### **PCB Layout**

The following guidelines are recommended for PCB layout of the TPS65301-Q1 device.

#### Inductor L

Use a low-EMI inductor with a ferrite-type shielded core. Other types of inductors may be used; however, they must have low-EMI characteristics and be located away from the low-power traces and components in the circuit.

#### Input Filter Capacitors C<sub>1</sub>

Input ceramic filter capacitors should be located in close proximity to the VIN terminal. Surface-mount capacitors are recommended to minimize lead length and reduce noise coupling.

#### **Feedback**

Route the feedback trace such that there is minimum interaction with any noise sources associated with the switching components. Recommended practice is to ensure placing the inductor away from the feedback trace to prevent a source of EMI noise.

#### **Traces and Ground Plane**

All power (high-current) traces should be thick and as short as possible. The inductor and output capacitors should be as close to each other as possible. This reduces EMI radiated by the power traces due to high switching currents.

In a two-sided PCB it is recommended to have ground planes on both sides of the PCB to help reduce noise and ground-loop errors. The ground connection for the input and output capacitors and IC ground should be connected to this ground plane.

In a multi-layer PCB, the ground plane is used to separate the power plane (where high switching currents and components are placed) from the signal plane (where the feedback trace and components are) for improved performance.



Also arrange the components such that the switching-current loops curl in the same direction. Place the high-current components such that during conduction the current path is in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles, helping to reduce radiated EMI.


### **Application Notes**

Design Guide - Step-by-Step Design Procedure

Following are the details of a switching regulator design using the requirements of Table 1.

**Table 1. Switching Regulator Requirements** 

Parameter	Requirement	
Input voltage, V <sub>I</sub>	6.5 V to 27 V, typical 14 V	
Output voltage, 5.45 V	5.45 V <sub>O</sub> ±2% at 6.3 W	
Maximum output current I <sub>5.45V_max</sub>	1 A	
Minimum output current I <sub>5.45V_min</sub>	0.01 A	-
Transient response 0.01 A to 0.8 A	5%	-
Reset threshold	90% of output voltage	-
5 V	5 V <sub>O</sub> at 1 W	-
3.3 V	3.3 V <sub>O</sub> at 1 W	-
1.2 V	1.2 V <sub>O</sub> at 0.5 W	
5VS	5 V <sub>O</sub> at 0.5 W	
Switching frequency f <sub>SW</sub>	2.5 MHz	
Overvoltage threshold	106% of output voltage	
Undervoltage threshold	95% of output voltage	



L: B82462G4103MOOO (EPCOS) or XFL4020 472MEB (Coilcraft)

S1: MBRS310T3 (ON Semiconductors) or SS3H10 (Vishay)

S2: B240A, SS16 (Vishay)

External BJT: PBSS302NZ (NXP)

Figure 22. Application Schematic



### **Duty Cycle**

$$D = \frac{V_O}{V_I} = \frac{5.45}{14} = 0.389$$

### **Output Inductor Selection (L)**

$$\begin{split} & I_{Ripple} = K_{IND} \times I_{O} = 0.25 \times \ 1 \ = \ 0.25 \ A \\ & L_{Min} = \frac{(V_{I-Max} - V_{O}) \times V_{O}}{f_{SW} \times I_{Ripple} \times V_{I-Max}} = \frac{(27 - 5.45) \times 5.45}{2.5 \ MHz \times 0.25 \times 27} = 7 \mu H \end{split}$$

Inductor peak current:

$$I_{L-Peak} = I_O + \frac{I_{Ripple}}{2} = 1 + \frac{0.25}{2} = 1.125 \text{ A}$$

### Output Capacitor Selection (Co)

$$\begin{split} C_{O} &= \frac{L \bigg[ \Big( I_{O-max} \Big)^2 - \Big( I_{O-min} \Big)^2 \bigg]}{ \Big( V_{O-max} \Big)^2 - \Big( V_{O-min} \Big)^2} \\ C_{O} &= \frac{10 \times 10^{-6} \big( (1)^2 - (0.01)^2 \big)}{ \big( 5.60 \big)^2 - \big( 5.30 \big)^2} = 3.06 \mu F \end{split}$$

Due to variations in temperature and manufacture, use a 10-µF capacitor with a voltage rating greater than the maximum 10-V output.

$$I_{O\_RMS} = \frac{V_{O} \times (V_{I-max} - V_{O})}{\sqrt{12} \times V_{I-max} \times L \times f_{SW}}$$

$$I_{O\_RMS} = \frac{5.45 \times (27 - 5.45)}{\sqrt{12} \times 27 \times 10 \times 10^{-6} \times 2.5 \times 10^{6}} = 0.050A$$

### **External Schottky Diode (D) Power Dissipation**

$$\begin{split} P_D &= I_O \times V_{FD} \times (1-D) + \frac{(V_I - V_{FD})^2 \times f_{SW} \times C_J}{2} \\ P_D &= 1 \times 0.55 \times (1-0.389) + \frac{(14-0.55)^2 \times 2.5 \times 10^6 \times 30 \times 10^{-12}}{2} = 0.34W \end{split}$$

### Input Capacitor (C<sub>I</sub>)

$$C_1 = \frac{I_{O\_max} \times 0.25}{\Delta V_1 \times f_{SW}} = \frac{1 \times 0.25}{0.3 \times 2.5 \times 10^6} = 0.33 \mu F$$

Due to variations in temperature and manufacture, use a 10-µF capacitor with a voltage rating greater than the maximum 45-V transient.

Input-capacitor root-mean-square (RMS) ripple current I<sub>I RMS</sub>:

$$I_{I\_RMS} = I_O \times \sqrt{\frac{V_O}{V_{I\_min}}} \times \left(\frac{V_{I\_min} - V_O}{V_{I\_min}}\right) = 1 \times \sqrt{\frac{5.45}{6} \times \left(\frac{6 - 5.45}{6}\right)} = 0.29 A$$



### **Loop Compensation**

The double pole is due to the output filter components LC, and the calculations in the formulas refer to Figure 20.

$$\begin{split} f_{LC} &= \frac{1}{2\pi\sqrt{LC_O}} = \frac{1}{2\pi\sqrt{10~\mu H \times 10\mu F}} = 15.9~kHz \\ f_{ESR} &= \frac{1}{2\pi\times C_O\times ESR} = \frac{1}{2\pi\times 10~\mu F\times 0.005} = 3.2~MHz \\ R4 &= \frac{R5\times (V_O-Vref)}{Vref} = \frac{94.7~k\Omega\times (5.45-2)}{2} = 163.36~k\Omega \\ R2 &= \frac{f_{CO}\times V_{ramp}\times R4}{f_{LC}\times V_I} = \frac{250~kHz\times 1.4\times 163.36~k\Omega}{15.9~kHz\times 14} = 256.9~k\Omega \end{split}$$

Calculate C3 based on placing a zero at 50% to 75% of the output-filter double-pole frequency.

$$C3 = \frac{1}{\pi \times R2 \times f_{LC}} = \frac{1}{\pi \times 256.9 \text{ k}\Omega \times 15.9 \text{ kHz}} = 786 \text{ pF}$$

### **Poles and Zero Frequencies**

$$\begin{split} f_{P1} &= \frac{1}{2\pi \times R2 \times C2} = \frac{1}{2\pi \times 256.9 \text{ k}\Omega \times 20 \text{ pF}} = 30.98 \text{ kHz} \\ f_{P2} &= \frac{1}{2\pi \times R3 \times C4} = \frac{1}{2\pi \times 8 \text{ k}\Omega \times 140 \text{ pF}} = 142.1 \text{ kHz} \\ f_{Z1} &= \frac{1}{2\pi \times R2 \times C3} = \frac{1}{2\pi \times 264.2 \text{ k}\Omega \times 76 \text{ pF}} = 7.93 \text{ kHz} \\ f_{Z2} &= \frac{1}{2\pi \times R4 \times C4} = \frac{1}{2\pi \times 168 \text{ k}\Omega \times 140 \text{ pF}} = 6.77 \text{ kHz} \end{split}$$

#### **Power Dissipation**

$$\begin{split} &P_{5.45\text{V}\_CON} = I_O^2 \times \text{Rds}_{ON} \times (\text{V}_O \ / \ \text{V}_I) = 1^2 \times 0.5 \times (5.45 \ / \ 14) = 0.195 \ \text{W} \\ &P_{5.45\_SW} = 1 \ / \ 2 \times V_I \times I_O \times (\text{tr} + \text{tf}) \times f_{SW} \\ &= 1 \ / \ 2 \times 14 \times 1 \times (20 \ \text{ns} + 20 \ \text{ns}) \times 2.5 \ \text{MHz} = 0.7 \ \text{W} \\ &P_{5.45\text{V}\_Gate} = V_{drive} \times Q_g \times f_{SW} = 8 \times 1 \ \text{nC} \times 2.5 \ \text{MHz} = 0.02 \ \text{W} \\ &P_{5V\_Lin}\_Reg = (\text{VREG} - 5 \ \text{V}) \times I_O = (5.45 - 5) \times 0.2 = 0.09 \ \text{W} \\ &P_{5VS\_Lin}\_Reg = (\text{VREG} - 5 \ \text{V}) \times I_O = (5.45 - 5) \times 0.1 = 0.045 \ \text{W} \\ &P_{IC} = V_I \times I_{IC} = 14 \times 5.47 \ \text{mA} = 0.08 \ \text{W} \\ &P_{Total} = P_{5.45\text{V}\_CON} + P_{5.45\text{V}\_SW} + P_{5.45\text{V}\_Gate} + P_{5\text{V}\_LinReg} + P_{5\text{VS}\_LinReg} + P_{IC} \\ &= 0.195 + 0.7 + 0.02 + 0.09 + 0.045 + 0.08 = 1.13 \ \text{W} \end{split}$$






Figure 23. Power Dissipation Derating Profile, 24-Pin PWP Package With Thermal Pad




Figure 24. PCB Layout

T1, T2 are PSS302NZ, sufficent heat sink may be required for power dissipation

ZHCSBV9B - OCTOBER 2013 - REVISED DECEMBER 2013



# 修订历史记录

CI	hanges from Revision A (November 2013) to Revision B	Page
•	Changed 在 特性 列表中,将运行结温范围从 -40°C 至 150°C 改为最高 150°C	1
•	Changed DC CHARACTERISTICS condition statement from $T_J = -40$ °C to 150°C to $T_{J-Max} = 150$ °C	3
•	Changed DC CHARACTERISTICS condition statement from $T_J = -40$ °C to 150°C to $T_{J-Max} = 150$ °C	4
•	Changed DC CHARACTERISTICS condition statement from $T_J = -40$ °C to 150°C to $T_{J-Max} = 150$ °C	5
•	Changed Y-axis name from Current (mA) to Efficiency in the EFFICIENCY vs OUTPUT CURRENT ON VREG graph in the TYPICAL CHARACTERISTICS section	8
•	Added OUTPUT VOLTAGE vs OUTPUT CURRENT graph to TYPICAL CHARACTERISTICS section	8
CI	hanges from Original (October 2013) to Revision A	Page
•	Changed 文档状态从 产品预览 改为生成数据	1
•	Changed min value for V <sub>IL</sub> in the <i>DC CHARACTERISTICS</i> table from 2 to 2.2	3
•	Deleted the 5VS oft-start time, T <sub>SS</sub> , parameter from the <i>DC CHARACTERISTICS</i> table	
•	Changed the min, typ, and max values for the nRST parameter for VREG output from 0.87, 0.9, and 0.93 to 0.845, and 0.905 respectively	



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS65301QPWPRQ1	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS65301	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65301QPWPRQ1	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023



### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TPS65301QPWPRQ1	HTSSOP	PWP	24	2000	350.0	350.0	43.0	

4.4 x 7.6, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE




### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may not be present and may vary.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司