


采用 2mm × 2mm VSON 封装且具有断续短路保护功能的 TPS6208x 3A 降压转换器

1 特性

- DCS-Control™ 拓扑
- 效率高达 95%
- 断续短路保护
- 可实现轻负载效率的省电模式
- 100% 占空比，可实现超低压降
- 输入电压范围：2.5V 至 6.0V
- 工作静态电流为 17 μ A
- 可调输出电压：0.8V 至 V_{IN}
- 1.8V 至 3.3V 固定输出电压
- 输出放电
- 电源正常状态输出
- 热关断保护
- 采用 2mm × 2mm VSON 封装
- 借助以下工具创建定制设计方案：
 - TPS62085 [WEBENCH® Power Designer](#)
 - TPS62086 [WEBENCH® Power Designer](#)
 - TPS62087 [WEBENCH® Power Designer](#)

2 应用

- [电池供电的应用](#)
- [负载点](#)
- [处理器电源](#)
- [硬盘驱动器](#)



典型应用原理图

3 说明

TPS62085、TPS62086 和 TPS62087 器件是高频同步降压转换器，经优化具有小解决方案尺寸和高效率两大优点。该器件的输入电压范围为 2.5V 至 6.0V，支持常用电池技术。


此器件主要用于宽输出电流范围内的高效降压转换。该转换器在中等程度的负载到高负载时运行于脉宽调制 (PWM) 模式，并在轻负载时自动进入省电模式运行，从而在整个负载电流范围内保持高效率。

为了满足系统电源轨的需求，内部补偿电路支持 10 μ F 到 150 μ F 的宽范围外部输出电容值选项。凭借 DCS-Control 架构，该器件可实现出色的负载瞬态性能和输出稳压精度。器件可提供 2mm × 2mm VSON 封装。

器件信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸 (标称值) |
|----------|-------------------|-----------------|
| TPS62085 | VSON (7) | 2.00mm × 2.00mm |
| TPS62086 | | |
| TPS62087 | | |

- (1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



典型应用效率



Table of Contents

| | | | |
|--|---|--|----|
| 1 特性 | 1 | 8.4 Device Functional Modes..... | 9 |
| 2 应用 | 1 | 9 Application and Implementation | 10 |
| 3 说明 | 1 | 9.1 Application Information..... | 10 |
| 4 Revision History | 2 | 9.2 Typical Application..... | 10 |
| 5 Device Options | 3 | 10 Power Supply Recommendations | 16 |
| 6 Pin Configuration and Functions | 3 | 11 Layout | 16 |
| 7 Specifications | 4 | 11.1 Layout Guidelines..... | 16 |
| 7.1 Absolute Maximum Ratings..... | 4 | 11.2 Layout Example..... | 16 |
| 7.2 ESD Ratings..... | 4 | 11.3 Thermal Considerations..... | 16 |
| 7.3 Recommended Operating Conditions..... | 4 | 12 Device and Documentation Support | 17 |
| 7.4 Thermal Information..... | 4 | 12.1 Device Support..... | 17 |
| 7.5 Electrical Characteristics..... | 5 | 12.2 Documentation Support..... | 17 |
| 7.6 Typical Characteristics..... | 6 | 12.3 接收文档更新通知..... | 17 |
| 8 Detailed Description | 7 | 12.4 支持资源..... | 17 |
| 8.1 Overview..... | 7 | 12.5 Trademarks..... | 17 |
| 8.2 Functional Block Diagram..... | 7 | 12.6 静电放电警告..... | 17 |
| 8.3 Feature Description..... | 7 | 12.7 术语表..... | 18 |

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

| Changes from Revision B (July 2018) to Revision C (January 2021) | Page |
|--|-------------|
| • 更新了整个文档的表、图和交叉参考的编号格式。..... | 1 |
| • Changed maximum $I_{PG,LKG}$ specification up to 125°C T_J from 0.16 μA to 0.25 μA in <i>Electrical Characteristics</i> table..... | 5 |
| Changes from Revision A (June 2015) to Revision B (July 2018) | Page |
| • 将特性列表中的封装名称从 QFN 更改为 VSON..... | 1 |
| • 向数据表添加了 Webench 链接..... | 1 |
| • Added SW node AC value in <i>Absolute Maximum Ratings</i> table..... | 4 |
| • Changed f_{PFM} To: f_{PSM} in 方程式 1..... | 7 |
| • Added 图 8-1 to <i>Power Save Mode</i> section..... | 7 |
| • Added 表 8-1 to <i>Power Good</i> section..... | 9 |
| • Changed Murata inductor part number in 表 9-4..... | 11 |
| Changes from Revision * (October 2013) to Revision A (June 2015) | Page |
| • 添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分..... | 1 |

5 Device Options

| PART NUMBER ⁽¹⁾ | OUTPUT VOLTAGE |
|----------------------------|----------------|
| TPS62085RLT | Adjustable |
| TPS62086RLT | 3.3 V |
| TPS62087RLT | 1.8 V |

(1) For detailed ordering information, please check the [Mechanical, Packaging, and Orderable Information](#) section at the end of this datasheet.

6 Pin Configuration and Functions




图 6-1. RLT Package 7-Pin VSON Top View

表 6-1. Pin Functions

| PIN | | I/O | DESCRIPTION |
|------|-----|-----|--|
| NAME | NO. | | |
| EN | 1 | IN | Device enable pin. To enable the device, this pin needs to be pulled high. Pulling this pin low disables the device. This pin has a pulldown resistor of typically 400 k Ω when the device is disabled. |
| FB | 3 | IN | Feedback pin. For the fixed output voltage versions this pin must be connected to the output voltage. |
| GND | 5 | | Ground pin. |
| PG | 2 | OUT | Power good open drain output pin. The pullup resistor can not be connected to any voltage higher than 6 V. If unused, leave it floating. |
| SW | 6 | PWR | Switch pin of the power stage. |
| VIN | 7 | PWR | Input voltage pin. |
| VOS | 4 | IN | Output voltage sense pin. This pin must be directly connected to the output capacitor. |

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|--------------------------------|---|-------|-----------------------|------|
| Voltage at Pins ⁽²⁾ | VIN, FB, VOS, EN, PG | - 0.3 | 7 | V |
| | SW (DC) | - 0.3 | V _{IN} + 0.3 | |
| | SW (AC, less than 100ns) ⁽³⁾ | - 3 | 11 | |
| Temperature | Operating Junction, T _J | - 40 | 150 | °C |
| | Storage, T _{stg} | - 65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute - maximum - rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) While switching.

7.2 ESD Ratings

| | | VALUE | UNIT |
|--|--|-------|------|
| V _(ESD) Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| | Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±500 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

| | | MIN ⁽¹⁾ | NOM | MAX ⁽¹⁾ | UNIT |
|----------------------|--------------------------------|--------------------|-----|--------------------|------|
| V _{IN} | Input voltage range | 2.5 | | 6 | V |
| I _{SINK_PG} | Sink current at PG pin | | | 1 | mA |
| V _{PG} | Pullup resistor voltage | | | 6 | V |
| T _J | Operating junction temperature | - 40 | | 125 | °C |

- (1) Refer to [# 9](#) for further information.

7.4 Thermal Information

| THERMAL METRIC | | TPS6208x | UNIT |
|-----------------------|--|------------|------|
| | | RLT [VSON] | |
| | | 7 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 107.8 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 66.2 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 17.1 | °C/W |
| ψ _{JT} | Junction-to-top characterization parameter | 2.1 | °C/W |
| ψ _{JB} | Junction-to-board characterization parameter | 17.1 | °C/W |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

7.5 Electrical Characteristics

$T_J = -40\text{ }^\circ\text{C}$ to $125\text{ }^\circ\text{C}$, and $V_{IN} = 3.6\text{ V}$. Typical values are at $T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------|--|--|-----|------|----------|------------------|
| SUPPLY | | | | | | |
| V_{IN} | Input voltage range | | 2.5 | | 6 | V |
| I_Q | Quiescent current into VIN | No load, device not switching $T_J = -40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$, $V_{IN} = 2.5\text{ V}$ to 5.5 V | | 17 | 25 | μA |
| I_{SD} | Shutdown current into VIN | EN = Low, $T_J = -40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$, $V_{IN} = 2.5\text{ V}$ to 5.5 V | | 0.7 | 5 | μA |
| V_{UVLO} | Undervoltage lockout threshold | V_{IN} falling | 2.1 | 2.2 | 2.3 | V |
| | Undervoltage lockout hysteresis | V_{IN} rising | | 200 | | mV |
| T_{JSD} | Thermal shutdown threshold | T_J rising | | 150 | | $^\circ\text{C}$ |
| | Thermal shutdown hysteresis | T_J falling | | 20 | | $^\circ\text{C}$ |
| LOGIC INTERFACE EN | | | | | | |
| V_{IH} | High-level input voltage | $V_{IN} = 2.5\text{ V}$ to 6.0 V | 1.0 | | | V |
| V_{IL} | Low-level input voltage | $V_{IN} = 2.5\text{ V}$ to 6.0 V | | | 0.4 | V |
| $I_{EN,LKG}$ | Input leakage current into EN pin | EN = High | | 0.01 | 0.16 | μA |
| R_{PD} | Pulldown resistance at EN pin | EN = Low | | 400 | | $\text{k}\Omega$ |
| SOFT START, POWER GOOD | | | | | | |
| t_{SS} | Soft-start time | Time from EN high to 95% of V_{OUT} nominal | | 0.8 | | ms |
| V_{PG} | Power good threshold | V_{OUT} rising, referenced to V_{OUT} nominal | 93% | 95% | 98% | |
| | | V_{OUT} falling, referenced to V_{OUT} nominal | 88% | 90% | 93% | |
| $V_{PG,OL}$ | Low-level output voltage | $I_{sink} = 1\text{ mA}$ | | | 0.4 | V |
| $I_{PG,LKG}$ | Input leakage current into PG pin | $V_{PG} = 5.0\text{ V}$, $T_J = -40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$ | | 0.01 | 0.16 | μA |
| $I_{PG,LKG}$ | Input leakage current into PG pin | $V_{PG} = 5.0\text{ V}$ | | 0.01 | 0.25 | μA |
| OUTPUT | | | | | | |
| V_{OUT} | Output voltage range, TPS62085 | | 0.8 | | V_{IN} | V |
| | Output voltage accuracy, TPS62086, TPS62087 ⁽¹⁾ | $I_{OUT} = 1\text{ A}$, $V_{IN} \geq V_{OUT} + 1\text{ V}$, PWM mode | - | 1.0% | 1.0% | |
| | | $I_{OUT} = 0\text{ A}$, $V_{IN} \geq V_{OUT} + 1\text{ V}$, PSM mode | - | 1.0% | 2.1% | |
| V_{FB} | Feedback regulation voltage ^{(1) (2)} | $I_{OUT} = 1\text{ A}$, $V_{IN} \geq V_{OUT} + 1\text{ V}$, PWM mode | 792 | 800 | 808 | mV |
| | | $I_{OUT} = 0\text{ A}$, $V_{IN} \geq V_{OUT} + 1\text{ V}$, PSM mode | 792 | 800 | 817 | |
| $I_{FB,LKG}$ | Feedback input leakage current | $V_{FB} = 1\text{ V}$ | | 0.01 | 0.1 | μA |
| R_{DIS} | Output discharge resistor | EN = LOW, $V_{OUT} = 1.8\text{ V}$ | | 260 | | Ω |
| | Line regulation | $I_{OUT} = 1\text{ A}$, $V_{IN} = 2.5\text{ V}$ to 6.0 V | | 0.02 | | %/V |
| | Load regulation | $I_{OUT} = 0.5\text{ A}$ to 3 A | | 0.16 | | %/A |
| POWER SWITCH | | | | | | |
| $R_{DS(on)}$ | High-side FET ON-resistance | $I_{SW} = 500\text{ mA}$ | | 31 | 56 | $\text{m}\Omega$ |
| | Low-side FET ON-resistance | $I_{SW} = 500\text{ mA}$ | | 23 | 45 | $\text{m}\Omega$ |
| I_{LIM} | High-side FET switch current limit | | 3.7 | 4.6 | 5.5 | A |
| f_{SW} | PWM switching frequency | $I_{OUT} = 1\text{ A}$ | | 2.4 | | MHz |

(1) For more information, see [§ 8.3.1](#).

(2) Conditions: $L = 0.47\text{ }\mu\text{H}$, $C_{OUT} = 22\text{ }\mu\text{F}$

7.6 Typical Characteristics




图 7-1. Switching Frequency


8 Detailed Description

8.1 Overview

The TPS62085, TPS62086, and TPS62087 synchronous step-down converters are based on the DCS-Control (Direct Control with Seamless transition into Power Save Mode) topology. This is an advanced regulation topology that combines the advantages of hysteretic, voltage, and current mode control schemes.

The DCS-Control topology operates in PWM (pulse width modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 2.4 MHz, having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. Because DCS-Control supports both operation modes (PWM and PSM) within a single building block, the transition from PWM mode to Power Save Mode is seamless and without effects on the output voltage. Fixed output voltage version provides smallest solution size combined with lowest no load current. The devices offer both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power Save Mode

As the load current decreases, the TPS62085, TPS62086, and TPS62087 enter Power Save Mode (PSM) operation. During Power Save Mode, the converter operates with reduced switching frequency and with a minimum quiescent current maintaining high efficiency. The power save mode occurs when the inductor current becomes discontinuous. Power Save Mode is based on a fixed on-time architecture, as related in [方程式 1](#). The

switching frequency over the whole load current range is also shown in [Switching Frequency](#) for a typical application.

$$t_{ON} = 420 \text{ ns} \times \frac{V_{OUT}}{V_{IN}}$$

$$f_{PSM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}} \quad (1)$$

In Power Save Mode, the output voltage rises slightly above the nominal output voltage, as shown in [Load Regulation](#). This effect is minimized by increasing the output capacitor or inductor value. The output voltage accuracy in PSM operation is reflected in the electrical specification table and given for a 22- μ F output capacitor.

During PAUSE period in PSM (shown in [图 8-1](#)), the device does not change the PG pin state nor does it detect an UVLO event, in order to achieve a minimum quiescent current and maintain high efficiency at light loads.




图 8-1. Power Save Mode Waveform Diagram

8.3.2 100% Duty Cycle Low Dropout Operation

The devices offer low input-to-output voltage difference by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. This is particularly useful in battery powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain output regulation, depending on the load current and output voltage can be calculated as:

$$V_{IN,MIN} = V_{OUT} + I_{OUT,MAX} \times (R_{DS(on)} + R_L) \quad (2)$$

with

- $V_{IN,MIN}$ = Minimum input voltage to maintain an output voltage
- $I_{OUT,MAX}$ = Maximum output current
- $R_{DS(on)}$ = High-side FET ON-resistance
- R_L = Inductor ohmic resistance (DCR)

8.3.3 Soft Start

The TPS62085, TPS62086, and TPS62087 have an internal soft-start circuitry which monotonically ramps up the output voltage and reaches the nominal output voltage during a soft-start time of typically 0.8 ms. This avoids excessive inrush current and creates a smooth output voltage slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance. The device is able to start into a prebiased output capacitor. The device starts with the applied bias voltage and ramps the output voltage to its nominal value.

8.3.4 Switch Current Limit and Hiccup Short-Circuit Protection

The switch current limit prevents the devices from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a shorted or saturated inductor or a heavy load or shorted output circuit condition. If the inductor current reaches the threshold I_{LIM} , the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. When this switch current limit is triggered 32 times, the devices stop switching and enable the output discharge. The devices then automatically start a new start-up after a typical delay time of 66 μ s has passed. This is named HICCUP short-circuit protection. The devices repeat this mode until the high load condition disappears.

8.3.5 Undervoltage Lockout

To avoid misoperation of the device at low input voltages, an undervoltage lockout (UVLO) is implemented, which shuts down the devices at voltages lower than V_{UVLO} with a hysteresis of 200 mV.

8.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops switching when the junction temperature exceeds T_{JSD} . When the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically.

8.4 Device Functional Modes

8.4.1 Enable and Disable

The devices are enabled by setting the EN pin to a logic HIGH. Accordingly, shutdown mode is forced if the EN pin is pulled LOW with a shutdown current of typically 0.7 μ A.

In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal resistor of 260 Ω discharges the output through the VOS pin smoothly. The output discharge function also works when thermal shutdown, UVLO, or short-circuit protection are triggered.

An internal pulldown resistor of 400 k Ω is connected to the EN pin when the EN pin is LOW. The pulldown resistor is disconnected when the EN pin is HIGH.

8.4.2 Power Good

The TPS62085, TPS62086, and TPS62087 have a power good output. The power good goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pullup resistor connecting to any voltage rail less than 6 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used. 表 8-1 shows the PG pin logic.

表 8-1. PG Pin Logic

| DEVICE CONDITIONS | | LOGIC STATUS | |
|----------------------|---------------------------------|--------------|-----|
| | | HIGH Z | LOW |
| Enable | EN = High, $V_{FB} \geq V_{PG}$ | ✓ | |
| | EN = High, $V_{FB} < V_{PG}$ | | ✓ |
| Shutdown | EN = Low | | ✓ |
| Thermal Shutdown | $T_J > T_{JSD}$ | | ✓ |
| UVLO | $0.5 V < V_{IN} < V_{UVLO}$ | | ✓ |
| Power Supply Removal | $V_{IN} \leq 0.5 V$ | ✓ | |

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS62085 is a synchronous step-down converter in which output voltage is adjusted by component selection. The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference. The TPS62086 and TPS62087 devices provide a fixed output voltage which does not need an external resistor divider.

9.2 Typical Application




图 9-1. 1.2-V Output Voltage Application

9.2.1 Design Requirements

For this design example, use the parameters listed in 表 9-1 as the input parameters.

表 9-1. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|------------------------|---------------|
| Input voltage | 2.5 V to 6 V |
| Output voltage | 1.2 V |
| Output ripple voltage | <20 mV |
| Maximum output current | 3 A |

表 9-2 lists the components used for the example.

表 9-2. List of Components

| REFERENCE | DESCRIPTION | MANUFACTURER |
|-----------|--|--------------|
| C1 | 10 µF, Ceramic capacitor, 6.3 V, X7R, size 0805, GRM21BR71A106ME51L | Murata |
| C2 | 22 µF, Ceramic capacitor, 6.3 V, X5R, size 0805, GRM21BR60J226ME39L | Murata |
| L1 | 0.47 µH, Power Inductor, size 4 mm × 4 mm × 1.5 mm, XFL4015-471ME | Coilcraft |
| R1 | Depending on the output voltage, 1%, size 0603; 0 Ω for TPS62086, TPS62087 | Std |
| R2 | 162 kΩ, Chip resistor, 1/16 W, 1%, size 0603; open for TPS62086, TPS62087 | Std |
| R3 | 1 MΩ, Chip resistor, 1/16 W, 1%, size 0603 | Std |

9.2.2 Detailed Design Procedure

9.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS62085 device with the WEBENCH® Power Designer.

[Click here](#) to create a custom design using the TPS62086 device with the WEBENCH® Power Designer.

[Click here](#) to create a custom design using the TPS62087 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.2.2 Setting The Output Voltage

The output voltage is set by an external resistor divider according to [方程式 3](#):

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right) \quad (3)$$

$R2$ must not be higher than 180 k Ω to achieve high efficiency at light load while providing acceptable noise sensitivity. Lowest operating quiescent current and best output voltage accuracy are achieved with the fixed output voltage versions. For the fixed output voltage versions, the FB pin must be connected to the output.

9.2.2.3 Output Filter Design

The inductor and the output capacitor together provide a low-pass filter. To simplify the selection process, [表 9-3](#) outlines possible inductor and capacitor value combinations for most applications.

表 9-3. Matrix of Output Capacitor and Inductor Combinations

| NOMINAL L [μ H] ⁽²⁾ | NOMINAL C_{OUT} [μ F] ⁽³⁾ | | | | |
|-------------------------------------|---|------|----|-----|-----|
| | 10 | 22 | 47 | 100 | 150 |
| 0.47 | | +(1) | + | + | + |
| 1 | + | + | + | + | + |
| 2.2 | | | | | |

- (1) Typical application configuration. Other '+' mark indicates recommended filter combinations.
- (2) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and - 30%.
- (3) Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary by 20% and - 50%.

9.2.2.4 Inductor Selection

The main parameter for the inductor selection is the inductor value and then the saturation current of the inductor. To calculate the maximum inductor current under static load conditions, [方程式 4](#) is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}} \quad (4)$$

where

- $I_{OUT,MAX}$ = Maximum output current
- ΔI_L = Inductor current ripple
- f_{SW} = Switching frequency
- L = Inductor value

TI recommends choosing the saturation current for the inductor 20% to 30% higher than the $I_{L,MAX}$, out of [方程式 4](#). A higher inductor value is also useful to lower ripple current but increases the transient response time as well. The following inductors are recommended to be used in designs.

表 9-4. List of Recommended Inductors

| INDUCTANCE [μ H] | CURRENT RATING [A] | DIMENSIONS L × W × H [mm ³] | DC RESISTANCE [m Ω typical] | PART NUMBER |
|--------------------------|-----------------------|--|---------------------------------------|------------------------|
| 0.47 | 6.6 | 4 × 4 × 1.5 | 7.6 | Coilcraft XFL4015-471 |
| 0.47 | 6.7 | 3.2 × 2.5 × 1.2 | 23 | Murata DFE322512F-R47N |
| 1 | 5.1 | 4 × 4 × 2 | 10.8 | Coilcraft XFL4020-102 |

9.2.2.5 Capacitor Selection

The input capacitor is the low-impedance energy source for the converters which helps to provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins. For most applications, 10 μ F is sufficient, though a larger value reduces input current ripple.

The architecture of the TPS62085, TPS62086, and TPS62087 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends using X7R or X5R dielectrics. The recommended typical output capacitor value is 22 μ F; this capacitance can vary over a wide range as outline in the output filter selection table. Output capacitors above 150 μ F may be used with a reduced load current during startup to avoid triggering the short circuit protection.

A feed-forward capacitor is not required for device proper operation.

9.2.3 Application Curves

$V_{IN} = 3.6$ V, $V_{OUT} = 1.2$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted

表 9-5. Table of Graphs

| | | FIGURE |
|---------------------|------------------------------|-------------------------------------|
| Efficiency | TPS62085, $V_{OUT} = 0.95$ V | Efficiency |
| | TPS62085, $V_{OUT} = 1.2$ V | Efficiency |
| | TPS62086, $V_{OUT} = 3.3$ V | Efficiency |
| | TPS62087, $V_{OUT} = 1.8$ V | Efficiency |
| Line Regulation | TPS62085 | Line Regulation |
| Load Regulation | TPS62085 | Load Regulation |
| Switching Frequency | TPS62085 | Switching Frequency |

表 9-5. Table of Graphs (continued)

| | | FIGURE |
|-----------|---|--|
| Waveforms | TPS62085, PWM Operation (Load = 3 A) | PWM Operation, Load = 3 A |
| | TPS62085, PSM Operation (Load = 100 mA) | PSM Operation, Load = 100 mA |
| | TPS62085, Load Sweep (Load = Open to 3 A) | Load Sweep, Load = Open to 3 A |
| | TPS62085, Start-Up (Load = 0.47 Ω) | Start-Up, Load = 0.47 Ω |
| | TPS62085, Start-Up (Load = Open) | Start-Up, Load = Open |
| | TPS62085, Shutdown (Load = 0.47 Ω) | Shutdown, Load = 0.47 Ω |
| | TPS62085, Shutdown (Load = Open) | Shutdown, Load = Open |
| | TPS62085, Load Transient (Load = 0.5 A to 3 A) | Load Transient, Load = 0.5 A to 3 A |
| | TPS62085, Load Transient (Load = 50 mA to 3 A) | Load Transient, Load = 50 mA to 3 A |
| | TPS62085, Output Short-Circuit Protection (Load = 0.47 Ω , Entry) | Output Short-Circuit Protection, Load = 0.47 Ω , Entry |
| | TPS62085, Output Short-Circuit Protection (Load = 0.47 Ω , Recovery) | Output Short-Circuit Protection, Load = 0.47 Ω , Recovery |
| | TPS62085, Output Short-Circuit Protection (Load = 0.47 Ω , HICCUP Zoom In) | Output Short-Circuit Protection, Load = 0.47 Ω , HICCUP Zoom In |




图 9-2. Efficiency




图 9-3. Efficiency




图 9-4. Efficiency




图 9-5. Efficiency




图 9-6. Line Regulation




图 9-7. Load Regulation




图 9-8. PWM Operation, Load = 3 A




图 9-9. PSM Operation, Load = 100 mA




图 9-10. Load Sweep, Load = Open to 3 A




图 9-11. Start-Up, Load = 0.47 Ω




图 9-12. Start-Up, Load = Open




图 9-13. Shutdown, Load = 0.47 Ω




图 9-14. Shutdown, Load = Open




图 9-15. Load Transient, Load = 0.5 A to 3 A




图 9-16. Load Transient, Load = 50 mA to 3 A




图 9-17. Output Short-Circuit Protection, Load = 0.47 Ω, Entry




图 9-18. Output Short-Circuit Protection, Load = 0.47 Ω, Recovery




图 9-19. Output Short-Circuit Protection, Load = 0.47 Ω, HICCUP Zoom In

10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.5 V to 6 V. Ensure that the input power supply has a sufficient current rating for the application.

11 Layout

11.1 Layout Guidelines

The printed-circuit-board (PCB) layout is an important step to maintain the high performance of the TPS62085, TPS62086, and TPS62087 devices.

The input and output capacitors and the inductor must be placed as close as possible to the IC. This keeps the traces short. Routing these traces direct and wide results in low trace resistance and low parasitic inductance. The low side of the input and output capacitors must be connected directly to the GND pin to avoid a ground potential shift. The sense traces connected to FB and VOS pins are signal traces. Special care must be taken to avoid noise being induced. By a direct routing, parasitic inductance can be kept small. GND layers might be used for shielding. Keep these traces away from SW nodes. See [图 11-1](#) for the recommended PCB layout.

11.2 Layout Example




图 11-1. PCB Layout Recommendation

11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are:

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

The Thermal Data section in the *TPS62085EVM-169 Evaluation Module User's Guide* ([SLVU809](#)) provides the thermal metric of the device on the EVM after considering the PCB design of real applications. The big copper planes connecting to the pads of the IC on the PCB improve the thermal performance of the device. For more details on how to use the thermal parameters, see the *Thermal Characteristics Application Notes*, [SZZA017](#) and [SPRA953](#).

12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS62085 device with the WEBENCH® Power Designer.

[Click here](#) to create a custom design using the TPS62086 device with the WEBENCH® Power Designer.

[Click here](#) to create a custom design using the TPS62087 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, see the following:

- *TPS62085EVM-169 Evaluation Module User's Guide*, [SLVU809](#)
- *Thermal Characteristics Application Note*, [SZZA017](#)
- *Thermal Characteristics Application Note*, [SPRA953](#)

12.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

12.5 Trademarks

DCS-Control™ is a trademark of TI.

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

12.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|------------------------------|---------------|----------------------|-------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| TPS62085RLTR | Active | Production | VSON-HR (RLT) 7 | 3000 LARGE T&R | Yes | Call TI Sn | Level-1-260C-UNLIM | -40 to 125 | PD5Q |
| TPS62085RLTR.A | Active | Production | VSON-HR (RLT) 7 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PD5Q |
| TPS62085RLTR.B | Active | Production | VSON-HR (RLT) 7 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PD5Q |
| TPS62085RLTT | Active | Production | VSON-HR (RLT) 7 | 250 SMALL T&R | Yes | Call TI Sn | Level-1-260C-UNLIM | -40 to 125 | PD5Q |
| TPS62085RLTT.A | Active | Production | VSON-HR (RLT) 7 | 250 SMALL T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PD5Q |
| TPS62085RLTT.B | Active | Production | VSON-HR (RLT) 7 | 250 SMALL T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PD5Q |
| TPS62086RLTR | Active | Production | VSON-HR (RLT) 7 | 3000 LARGE T&R | Yes | Call TI Sn | Level-1-260C-UNLIM | -40 to 125 | PD4Q |
| TPS62086RLTR.B | Active | Production | VSON-HR (RLT) 7 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PD4Q |
| TPS62086RLTT | Active | Production | VSON-HR (RLT) 7 | 250 SMALL T&R | Yes | Call TI Sn | Level-1-260C-UNLIM | -40 to 125 | PD4Q |
| TPS62086RLTT.B | Active | Production | VSON-HR (RLT) 7 | 250 SMALL T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PD4Q |
| TPS62087RLTR | Active | Production | VSON-HR (RLT) 7 | 3000 LARGE T&R | Yes | Call TI Sn | Level-1-260C-UNLIM | -40 to 125 | PD3Q |
| TPS62087RLTR.B | Active | Production | VSON-HR (RLT) 7 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PD3Q |
| TPS62087RLTT | Active | Production | VSON-HR (RLT) 7 | 250 SMALL T&R | Yes | Call TI Sn | Level-1-260C-UNLIM | -40 to 125 | PD3Q |
| TPS62087RLTT.B | Active | Production | VSON-HR (RLT) 7 | 250 SMALL T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | PD3Q |

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS62085RLTR | VSON-HR | RLT | 7 | 3000 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |
| TPS62085RLTT | VSON-HR | RLT | 7 | 250 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62085RLTR | VSON-HR | RLT | 7 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS62085RLTT | VSON-HR | RLT | 7 | 250 | 210.0 | 185.0 | 35.0 |




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
SCALE: 30X




SOLDER MASK DETAILS

4220429/A 09/2014

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
5. Vias should not be placed on soldering pads unless they are plugged or plated shut.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

FOR ALL EXPOSED PADS
 85% PRINTED SOLDER COVERAGE BY AREA
 SCALE: 40X

4220429/A 09/2014

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月