

TPS568230 4.5V 至 18V 输入、8A 同步降压稳压器


1 特性

- 输入电压范围：4.5V 至 18V
- D-CAP3™ 架构控制，可实现快速瞬态响应
- 输出电压范围：0.6V 至 7V
- $0.6V \pm 1\%$ 基准电压 ($25^\circ C$)
- 支持 8A 的连续输出电流
- 集成 $19.5m\Omega$ 和 $9.5m\Omega R_{DS(on)}$ 内部功率 MOSFET
- ULQ™（超低静态电流）功能，可实现较长的电池寿命
- 可选择运行模式：
 - 强制连续导通模式 (FCCM)
 - Out-of-Audio™(OOA) 模式
 - 高级 Eco-Mode™
- 可选 600kHz、800kHz 和 1MHz 开关频率
- 支持高达 90% 的负载运行
- 可调节软启动时间（通过 SS 引脚调节）
- 电源正常状态输出
- 内置输出放电功能
- 逐周期过流保护
- 可提供故障保护的非锁存保护
- 小型 3.0mm × 3.0mm HotRod™QFN 封装

2 应用

- 数字电视、机顶盒、游戏机
- 服务器、存储和网络负载点
- 工业计算机和工厂自动化应用
- 具有典型 5V、12V、15V 输入的分布式电源系统

典型应用



3 说明

TPS568230 是一款配备了集成 MOSFET 且具有成本效益、高电压输入、高效的同步降压转换器。

TPS568230 具有 ULQ™（超低静态电流）功能，可实现低偏置电流。其工作电源输入电压范围为 4.5V 至 18V。该器件使用 DCAP3™ 控制模式提供快速瞬态响应、良好的线路和负载调节，无需外部补偿，并支持低等效串联电阻 (ESR) 输出电容器，如专用聚合物和超低 ESR 陶瓷电容器。

TPS568230 具有完整的过压、欠压、过流、过热以及欠压锁定保护功能。它结合了电源正常信号、输出放电功能和大负荷运行功能。

TPS568230 配备了 MODE 引脚，用于选择所需的运行模式。为了在轻负载条件下实现高效率，可选择 OOA 模式和高级 Eco-mode™。OOA 模式不允许器件低于可闻频率（低于 25kHz 开关频率）。FCCM 还符合严格的输出电压纹波要求。

TPS568230 同时支持内部和外部软启动时间选项。内部固定软启动时间为 1.3ms。更长的软启动时间可通过在 SS 引脚上连接外部电容器来实现。


TPS568230 采用 20 引脚 3.0mm × 3.0mm HotRod™ 封装，额定结温范围为 -40°C 至 125°C。

器件信息⁽¹⁾

器件型号	封装	封装尺寸（标称值）
TPS568230	VQFN (20)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

效率与输出电流 ECO 模式



目 录

1 特性	1	7.4 Device Functional Modes	16
2 应用	1	8 Application and Implementation	18
3 说明	1	8.1 Application Information	18
4 修订历史记录	2	8.2 Typical Application	18
5 Pin Configuration and Functions	3	9 Power Supply Recommendations	24
6 Specifications	4	10 Layout	24
6.1 Absolute Maximum Ratings	4	10.1 Layout Guidelines	24
6.2 ESD Ratings	4	10.2 Layout Example	24
6.3 Recommended Operating Conditions	4	11 器件和文档支持	25
6.4 Thermal Information	5	11.1 器件支持	25
6.5 Electrical Characteristics	5	11.2 接收文档更新通知	25
6.6 Typical Characteristics	7	11.3 社区资源	25
7 Detailed Description	12	11.4 商标	25
7.1 Overview	12	11.5 静电放电警告	25
7.2 Functional Block Diagram	13	11.6 Glossary	25
7.3 Feature Description	14	12 机械、封装和可订购信息	25

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision B (March 2019) to Revision C

	Page
• Added V_{ENH} min value 1.21V	6
• Changed V_{ENH} typical value from 1.2V to 1.31V	6
• Changed V_{ENL} min value from 0.8V to 0.95V	6
• Changed V_{ENL} typical value from 1.05V to 1.11V	6
• Added V_{ENL} max value 1.19V	6


Changes from Revision A (February 2019) to Revision B

	Page
• Changed SW negative voltage for DC change from -2V to -1V	4

Changes from Original (October 2018) to Revision A

	Page
• 已更改 将销售状态从“预告信息”更改为“生产数据”。	1

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
BST	1	I	Supply input for the gate drive voltage of the high-side MOSFET. Connect the bootstrap capacitor between BST and SW, 0.1uF is recommended.
VIN	2,3,4,5	P	Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and GND.
SW	6,19,20	O	Switch node terminal. Connect the output inductor to this pin.
GND	7,8,18,Pad	G	Power GND terminal for the controller circuit and the internal circuitry.
PGOOD	9	O	Open drain power good indicator. It is asserted low if output voltage is out of PGOOD threshold, over voltage or if the device is under thermal shutdown, EN shutdown or during soft start.
SS	11	I	Soft-start time selection pin. Connecting an external capacitor sets the soft-start time and if no external capacitor is connected, the soft-start time is about 1.3ms.
NC	10,16		Not connect. Can be connected to GND plane for better thermal achieved.
EN	12	I	Enable pin of buck converter. EN pin is a digital input pin, decides turn on or off buck converter. Internal pull down current to disable converter if leave this pin open.
AGND	13	G	Ground of internal analog circuitry. Connect AGND to GND plane with a short trace.
FB	14	I	Converter feedback input. Connect to the center tap of the resistor divider between output voltage and AGND.
MODE	15	I	Switching frequency and light load operation mode selection pin. Connect this pin to a resistor divider from VCC and AGND, the different MODE options are shown in 表 1
VCC	17	O	5.0-V internal VCC LDO output. This pin supplies voltage to the internal circuitry and gate driver. Bypass this pin with a 1- μ F capacitor.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			MIN	MAX	UNIT
Input voltage	VIN		-0.3	22	V
	VBST		-0.3	27	V
	VBST-SW		-0.3	6	V
	MODE, FB, SS		-0.3	6	V
	EN		-0.3	4	V
	GND, AGND		-0.3	0.3	V
Output voltage	SW		-1	22	V
	SW (10-ns transient)		-3	23	V
	PGOOD		-0.3	6	V
T _J	Operating junction temperature		-40	150	°C
T _{stg}	Storage temperature		-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000 V
		Charged-device model (CDM), per JEDEC specification JESD22- V C101 ⁽²⁾	±500 V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VIN	4.5	18	V
	VBST	-0.3	23	V
	VBST-SW	-0.3	5.5	V
	MODE, FB, SS	-0.3	5.5	V
	EN	-0.3	3.6	V
	GND, AGND	-0.3	0.3	V
Output voltage	SW	-1	18	V
	SW (10-ns transient)	-3	19	V
	PGOOD	-0.3	5.5	V
I _{OUT}	Output current		8	A
T _J	Operating junction temperature	-40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾			TPS568230	UNIT
			RJE (VQFN)	
			20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance		44.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance		32.3	°C/W
R _{θJB}	Junction-to-board thermal resistance		13.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter		1.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter		13.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		16.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

T_J = -40°C to 125°C, V_{VIN} = 12 V, unless otherwise noted

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
V _{VIN}	Input voltage range	V _{VIN}	4.5	18	18	V
I _{VIN}	V _{VIN} supply current	No load, V _{EN} =3.3V, non-switching	105	105	105	uA
I _{VINSDN}	Shutdown supply current	No load, V _{EN} =0V	2	2	2	uA
VCC OUTPUT						
V _{CC}	VCC output voltage	V _{VIN} >5.0V	4.85	5	5.15	V
		V _{VIN} =4.5V	4.5	4.5	4.5	V
I _{CC}	VCC current limit		20	20	20	mA
FEEDBACK VOLTAGE						
V _{FB}	FB voltage	T _J = 25°C	594	600	606	mV
		T _J = -40°C to 125°C	592	600	611	mV
DUTY CYCLE and FREQUENCY CONTROL						
F _{SW}	Switching frequency	T _J = 25°C , F _{SW} =600kHz, Vo=1V	600	600	606	kHz
T _{ON(MIN)}	SW minimum on time	T _J = 25°C	60	60	60	ns
T _{OFF(MIN)}	SW minimum off time	V _{FB} = 0.5 V	190	190	190	ns
MOSFET and DRIVERS						
R _{DS(ON)H}	High side switch resistance	T _J = 25°C	19.5	19.5	19.5	mΩ
R _{DS(ON)L}	Low side switch resistance	T _J = 25°C	9.5	9.5	9.5	mΩ
OOA FUNCTION						
T _{OOA}	OOA mode operation period		28	28	28	us
OUTPUT DISCHARGE and SOFT START						
R _{DIS}	Discharge resistance	T _J =25°C, V _{EN} =0V	420	420	420	Ω
T _{SS}	Soft start time	Internal soft-start time, SS floating	1.3	1.3	1.3	ms
I _{SS}	Soft start charge current		5	5	5	uA
POWER GOOD						
T _{PGDLY}	PG start-up delay	PG from low to high	1	1	1	ms
V _{PGTH}	PG threshold	V _{FB} falling (fault)	85	85	85	%
		V _{FB} rising (good)	90	90	90	%
		V _{FB} rising (fault)	115	115	115	%
		V _{FB} falling (good)	110	110	110	%
		V _{PG_L}	PG sink current capability	I _{OL} =4mA	0.4	0.4
I _{PGLK}	PG leak current	V _{PGOOD} =5.5V	1	1	1	uA
CURRENT LIMIT						
I _{OCL}	Over current threshold	Valley current set point	8.1	9.8	12	A

Electrical Characteristics (continued)

$T_J = -40^\circ\text{C}$ to 125°C , $V_{\text{VIN}} = 12\text{ V}$, unless otherwise noted

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
I_{NOCL}	Negative over current threshold			3.9		A
LOGIC THRESHOLD						
V_{ENH}	EN high-level input voltage		1.21	1.31	1.4	V
V_{ENL}	EN low-level input voltage		0.95	1.11	1.19	V
I_{EN}	Enable internal pull down current	$V_{\text{EN}}=0.8\text{V}$		2		μA
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION						
V_{OVP}	OVP trip threshold			125		%
t_{OVPDLY}	OVP prop deglitch	$T_J=25^\circ\text{C}$		20		us
V_{UVP}	UVP trip threshold			60		%
t_{UVPDLY}	UVP prop deglitch			256		us
T_{UVPDEL}	Output hiccup delay relative to SS time			256		us
T_{UVPEN}	Output hiccup enable delay relative to SS time			7		cycle
UVLO						
V_{UVLOVIN}	VIN UVLO threshold	Wake up		4.2	4.4	V
		Shutdown		3.6	3.8	V
		Hysteresis		0.4		V
OVER TEMPERATURE PROTECTION						
T_{OTP}	OTP trip threshold ⁽¹⁾	Shutdown temperature		150		°C
T_{OTPHSY}	OTP hysteresis ⁽¹⁾	Hysteresis		20		°C

(1) Not production tested

6.6 Typical Characteristics

$T_J = -40^\circ\text{C}$ to 125°C , $V_{\text{VIN}} = 12\text{V}$ (unless otherwise noted)




图 1. Supply Current vs Junction Temperature




图 2. Shutdown Current vs Temperature




图 3. Feedback Voltage vs Junction Temperature




图 4. Enable On Voltage vs Junction Temperature




图 5. Enable Off Voltage vs Junction Temperature




图 6. High-Side RDS(on) vs Junction Temperature

Typical Characteristics (接下页)

$T_J = -40^\circ\text{C}$ to 125°C , $V_{\text{VIN}} = 12\text{V}$ (unless otherwise noted)




图 7. Low-Side $R_{\text{DS}(\text{on})}$ vs Junction Temperature




图 8. OVP Threshold vs Junction Temperature




图 9. UVP Threshold vs Junction Temperature




图 10. Discharge Resistor vs Junction Temperature




图 11. Valley Current Limit vs Junction Temperature




图 12. Soft-Start Time vs Junction Temperature

Typical Characteristics (接下页)

$T_J = -40^\circ\text{C}$ to 125°C , $V_{\text{VIN}} = 12\text{V}$ (unless otherwise noted)




图 13. Efficiency, Eco-mode, $f_{\text{sw}} = 600 \text{ kHz}$




图 14. Efficiency, OOA-mode, $f_{\text{sw}} = 600 \text{ kHz}$




图 15. Efficiency, FCCM, $f_{\text{sw}} = 600 \text{ kHz}$




图 16. Efficiency, Eco-mode, $f_{\text{sw}} = 1 \text{ MHz}$




图 17. Efficiency, OOA-mode, $f_{\text{sw}} = 1 \text{ MHz}$





图 18. Efficiency, FCCM, $f_{\text{sw}} = 1 \text{ MHz}$

Typical Characteristics (接下页)

$T_J = -40^\circ\text{C}$ to 125°C , $V_{\text{VIN}} = 12\text{V}$ (unless otherwise noted)



Typical Characteristics (接下页)

$T_J = -40^\circ\text{C}$ to 125°C , $V_{\text{VIN}} = 12\text{V}$ (unless otherwise noted)




图 25. F_{sw} Load Regulation, FCCM, $F_{\text{sw}} = 800 \text{ kHz}$




图 26. F_{sw} Load Regulation, FCCM, $F_{\text{sw}} = 600 \text{ kHz}$




图 27. F_{sw} Load Regulation, FCCM, $F_{\text{sw}} = 800 \text{ kHz}$





图 28. F_{sw} Load Regulation, FCCM, $F_{\text{sw}} = 1 \text{ MHz}$

7 Detailed Description

7.1 Overview

The TPS568230 is 8-A integrated FET synchronous buck converter which operates from 4.5V to 18V input voltage (V_{IN}), and the output is from 0.6V to 7V. The proprietary D-CAP3™ mode enables low external component count, ease of design, optimization of the power design for cost, size and efficiency. The key feature of the TPS568230 is ultra-low quiescent current (ULQ™) mode. This feature is beneficial for long battery life in system standby mode. The device employs D-CAP3™ mode control that provides fast transient response with no external compensation components and an accurate feedback voltage. The control topology provides seamless transition between CCM operating mode at higher load condition and DCM operation at lighter load condition. Eco-mode™ allows the TPS568230 to maintain high efficiency at light load. OOA (out of audio) mode makes switching frequency above audible frequency larger than 25 kHz, even there is no loading at output side. FCCM mode has the constant switching frequency at both light and heavy load. The TPS568230 is able to adapt to both low equivalent series resistance (ESR) output capacitors such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 PWM Operation and DCAP3™ Control

The main control loop of the buck is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary DCAP3™ mode control. The DCAP3™ mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output. The TPS568230 also includes an error amplifier that makes the output voltage very accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one-shot timer expires. This one-shot duration is set proportional to the output voltage, V_{OUT} , and is inversely proportional to the converter input voltage, V_{IN} , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to reference voltage for emulating the output ripple, this enables the use of very low-ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for DCAP3™ control topology.

For any control topology that is compensated internally, there is a range of the output filter it can support. The output filter used with the TPS568230 is a low-pass L-C circuit. This L-C filter has a double-pole frequency described in [公式 1](#).

$$f_p = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} \quad (1)$$

At low frequency, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS568230. The low-frequency L-C double pole has a 180 degree drop in phase. At the output filter frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from -40 dB to -20 dB per decade and leads the 90 degree phase boost. The internal ripple injection high-frequency zero is related to the switching frequency. The crossover frequency of the overall system should usually be targeted to be less than one-third of the switching frequency (F_{SW}).

7.3.2 Soft Start

The TPS568230 has an internal 1.3-ms soft start, and also an external SS pin is provided for setting higher soft-start time if needed. When the EN pin becomes high, the soft-start function begins ramping up the reference voltage to the PWM comparator.

If the application needs a larger soft start time, it can be set by connecting a capacitor on SS pin. When the EN pin becomes high, the soft-start charge current (I_{SS}) begins charging the external capacitor (C_{SS}) connected between SS and AGND. The device tracks the lower of the internal soft-start voltage or the external soft-start voltage as the reference. The equation for the soft-start time (T_{SS}) is shown in [公式 2](#):

$$T_{SS} = \frac{C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)} \quad (2)$$

where

- V_{REF} is 0.6 V and I_{SS} is 5 μA

7.3.3 Large Duty Operation

The TPS568230 can support large duty operations by its internal T_{ON} extension function. When the $V_{IN}/V_{OUT} < 1.6$, and the V_{FB} is lower than internal V_{REF} , the T_{ON} will be extended to implement the large duty operation and also improve the performance of the load transient performance.

7.3.4 Power Good

The Power Good (PGOOD) pin is an open-drain output. Once the V_{FB} is between 90% and 110% of the target output voltage, the PGOOD is de-asserted and floats after a 1-ms de-glitch time. A 100 $k\Omega$ pullup resistor is recommended to pull the voltage up to VCC. The PGOOD pin is pulled low when:

Feature Description (接下页)

- the FB pin voltage is lower than 85% or greater than 115% of the target output voltage
- in an OVP, UVP, or thermal shutdown event
- during the soft-start period.

7.3.5 Over Current Protection and Undervoltage Protection

The TPS568230 has the over current protection and undervoltage protection. The output over current limit (OCL) is implemented using a cycle-by-cycle valley detect circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by V_{IN} , V_{OUT} , the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT} . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over current protection. When the load current is higher than the over current threshold by one half of the peak-to-peak inductor ripple current, the OCL is triggered and the current is being limited, the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 60% of the target voltage, the UVP comparator detects it, the device will shut off after a wait time of 256us and then re-start after the hiccup time (typically $7*T_{SS}$). When the over current condition is removed, the output will be recovered.

7.3.6 Over Voltage Protection

The TPS568230 has the over voltage protection feature. When the output voltage becomes higher than 125% of the target voltage, the OVP comparator output goes high, the output will be discharged after a wait time of 20 μs . When the over voltage condition is removed, the output voltage will be recovered.

7.3.7 UVLO Protection

Undervoltage Lockout protection (UVLO) monitors the V_{IN} power input. When the voltage is lower than UVLO threshold voltage, the device is shut off and output is discharged. This is a non-latch protection.

7.3.8 Output Voltage Discharge

The TPS568230 has the discharge function by using internal MOSFET about $420\Omega R_{DS(on)}$, which is connected to the output terminal SW. The discharge is slow due to the lower current capability of the MOSFET.

7.3.9 Thermal Shutdown

The TPS568230 monitors the internal die temperature. If the temperature exceeds the threshold value (typically 150°C), the device is shut off and the output will be discharged. This is a non-latched protection, the device restarts switching when the temperature goes below the thermal shutdown threshold.

7.4 Device Functional Modes

7.4.1 Light Load Operation

TPS568230 has a MODE pin which can setup three different modes of operation for light load running and 600 kHz/800 kHz/1 MHz switching frequency at heavy load .The light load running includes Out-of-Audio mode , Advanced Eco-mode and Force CCM mode.

7.4.2 Advanced Eco-mode™ Control

The advanced Eco-mode™ control scheme to maintain high light load efficiency. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The light load current where the transition to Eco-mode™ operation happens ($I_{OUT(LL)}$) can be calculated from [公式 3](#).

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (3)$$

After identifying the application requirements, design the output inductance (L_{OUT}) so that the inductor peak-to-peak ripple current is approximately between 20% and 30% of the $I_{OUT(max)}$ (peak current in the application). It is also important to size the inductor properly so that the valley current does not hit the negative low-side current limit.

7.4.3 Out of Audio Mode

Out-of-Audio (OOA) light-load mode is a unique control feature that keeps the switching frequency above audible frequency towards a virtual no-load condition. During Out-of-Audio operation, the OOA control circuit monitors the states of both high-side and low-side MOSFETs and forces them switching if both MOSFETs are off for more than 28 μs . When both high-side and low-side MOSFETs are off for more than 28 μs during a light-load condition, the lowside FET will be on for discharge till reverse OC happens or output voltage drops to trigger the high-side FET on. This mode initiates one cycle of the low-side MOSFET and the high-side MOSFET turning on. Then, both MOSFETs stay turned off waiting for another 28 μs .

If the MODE pin is selected to operate in OOA mode, when the device works at light load, the minimum switching frequency is above 25 kHz which avoids the audible noise in the system.

7.4.4 Force CCM Mode

Force CCM(FCCM) mode keeps the converter to operate in continuous conduction mode during light-load conditions and allows the inductor current to become negative. During FCCM mode, the switching frequency (F_{SW}) is maintained at an almost constant level over the entire load range, which is suitable for applications requiring tight control of the switching frequency and output voltage ripple at the cost of lower efficiency under light load.

7.4.5 Mode Selection

The device reads the voltage on the MODE pin during start-up and latches onto one of the MODE options listed below in [表 1](#) . The voltage on the MODE pin can be set by connecting this pin to the center tap of a resistor divider connected between VCC and AGND. A guideline for the top resistor (R_{M_H}) and the bottom resistor (R_{M_L}) is shown in [表 1](#), and 1% resistors are recommended. It is important that the voltage for the MODE pin is derived from the VCC rail only since internally this voltage is referenced to detect the MODE option. The MODE pin setting can be reset only by a VIN power cycling or EN toggle.

Device Functional Modes (接下页)

表 1. MODE Pin Resistor Settings

$R_{M_H} (\text{k}\Omega)$	$R_{M_L} (\text{k}\Omega)$	LIGHT LOAD OPERATION	SWITCHING FREQUENCY (kHz)
330	5.1	Eco-mode	600
330	15	Eco-mode	800
330	27	Eco-mode	1000
300	43	OOA mode	600
150	33	OOA mode	800
160	51	OOA mode	1000
110	51	FCCM	600
75	51	FCCM	800
51	51	FCCM	1000

图 29 below shows the typical start-up sequence of the device once the enable signal crosses the EN turn on threshold. After the voltage on VCC crosses the rising UVLO threshold it takes about 500us to read the first mode setting and approximately 100us from there to finish the last mode setting. The output voltage starts ramping after the mode reading is done.




图 29. Power-Up Sequence

7.4.6 Standby Operation

The TPS568230 can be placed in standby mode by pulling the EN pin low. The device operates with a shutdown current of 2 μA when in standby condition. EN pin is pulled low internally, when float, the part is disabled by default.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The schematic of [图 30](#) shows a typical application for TPS568230 with 1-V output. This design converts an input voltage range of 4.5 V to 18 V down to 1 V with a maximum output current of 8 A.

8.2 Typical Application




图 30. 1-V, 8-A Reference Design with Eco-mode, $F_{SW} = 600$ kHz

8.2.1 Design Requirements

[表 2](#) lists the design parameters for this example.

表 2. Design Parameters

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT					
V _{OUT}	Output voltage		1		V
I _{OUT}	Output current		8		A
ΔV _{OUT}	Transient response 0 A - 8 A load step, 2.5A/us		±40		mV
V _{IN}	Input voltage	4.5	12	18	V
V _{OUT(ripple)}	Output voltage ripple		18		mV _(P-P)
F _{SW}	Switching frequency		600		kHz
	Light load operating mode		Eco-mode		
T _A	Ambient temperature		25		°C

8.2.2 Detailed Design Procedure

8.2.2.1 External Component Selection

8.2.2.1.1 Output Voltage Set Point

To change the output voltage of the application, it is necessary to change the value of the upper feedback resistor. By changing this resistor the user can change the output voltage above 0.6 V. See [公式 4](#)

$$V_{OUT} = 0.6 \times \left(1 + \frac{R_{UPPER}}{R_{LOWER}}\right) \quad (4)$$

8.2.2.1.2 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor should have a ripple current rating higher than the inductor ripple current. See [表 3](#) for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using [公式 5](#) and [公式 6](#). It is important that the inductor is rated to handle these currents.

$$I_{L(RMS)} = \sqrt{\left(I_{OUT}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{V_{IN(max)} \times L_{OUT} \times F_{SW}} \right)^2 \right)} \quad (5)$$

$$I_{L(peak)} = I_{OUT} + \frac{I_{L(ripple)}}{2} \quad (6)$$

During transient and short-circuit conditions, the inductor current can increase up to the current limit of the device so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

8.2.2.1.3 Output Capacitor Selection

After selecting the inductor the output capacitor needs to be optimized. In DCAP3™, the regulator reacts within one cycle to the change in the duty cycle so the good transient performance can be achieved without needing large amounts of output capacitance. The recommended output capacitance range is given in 表 3.

Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor should be less than $V_{OUT(\text{ripple})}/I_{OUT(\text{ripple})}$.

表 3. Recommended Component Values

V_{OUT} (V)	R_{LOWER} ($k\Omega$)	R_{UPPER} ($k\Omega$)	F_{sw} (kHz)	L_{OUT} (μH)	$C_{OUT(\text{min})}$ (μF)	$C_{OUT(\text{max})}$ (μF)	C_{FF} (PF)
0.6	10	0	600	0.47	66	500	-
			800	0.33	66	500	-
			1000	0.27	66	500	-
1	30	20	600	0.68	66	500	-
			800	0.47	66	500	-
			1000	0.33	66	500	-
3.3	20	90	600	1.5	66	500	47-330
			800	1.2	66	500	47-330
			1000	1	66	500	47-330
5.0	30	220	600	2.2	66	500	47-330
			800	1.5	66	500	47-330
			1000	1.2	66	500	47-330

8.2.2.1.4 Input Capacitor Selection

The TPS568230 requires input decoupling capacitors on power supply input VIN, and the bulk capacitors are needed depending on the application. The minimum input capacitance required is given in 公式 7.

$$C_{IN(\text{min})} = \frac{I_{OUT} \times V_{OUT}}{V_{IN(\text{ripple})} \times V_{IN} \times F_{SW}} \quad (7)$$

TI recommends using a high-quality X5R or X7R input decoupling capacitors of 40 μF on the input voltage pin VIN. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by 公式 8:

$$I_{CIN(\text{rms})} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(\text{min})}} \times \frac{(V_{IN(\text{min})}-V_{OUT})}{V_{IN(\text{min})}}} \quad (8)$$

A 1- μF ceramic capacitor is needed for the decoupling capacitor on VCC pin.

8.2.3 Application Curves

图 31 通过 图 44 适用于图 30 的电路。 $V_{IN} = 12\text{ V}$, $T_J = 25^\circ\text{C}$ 除非另有说明。




图 31. Efficiency Curve




图 32. Load Regulation




图 33. Switching Frequency vs Input Voltage




图 34. Switching Frequency vs Output Load




图 35. Line Regulation, $I_{OUT} = 0.01\text{ A}$




图 36. Line Regulation, $I_{OUT} = 8\text{ A}$




图 37. Output Voltage Ripple, $I_{OUT} = 0.01 \text{ A}$




图 38. Output Voltage Ripple, $I_{OUT} = 8 \text{ A}$




图 39. Start-Up Through EN, $I_{OUT} = 4 \text{ A}$




图 40. Shut-down Through EN, $I_{OUT} = 4 \text{ A}$




图 41. Start Up Relative to V_{IN} Rising, $I_{OUT} = 4 \text{ A}$






图 42. Start Up Relative to V_{IN} Falling, $I_{OUT} = 4 \text{ A}$



Slew Rate=2.5A/us

图 43. Transient Response, 0.8 A to 7.2 A



Slew Rate=2.5A/us

图 44. Transient Response, 0 A to 8 A

9 Power Supply Recommendations

The TPS568230 is intended to be powered by a well regulated dc voltage. The input voltage range is 4.5 to 23 V. TPS568230 is a buck converter. The input supply voltage must be greater than the desired output voltage for proper operation. Input supply current must be appropriate for the desired output current. If the input voltage supply is located far from the TPS568230 circuit, additional input bulk capacitance is recommended, typical values are 100 μ F to 470 μ F.

10 Layout

10.1 Layout Guidelines

- Recommend a four-layer PCB for good thermal performance and with maximum ground plane. 3-inch \times 3-inch, four-layer PCB with 2-oz copper is used as example.
- Place the decoupling capacitors right across VIN and VCC as close as possible.
- Place output inductor and capacitors with IC at the same layer, SW routing should be as short as possible to minimize EMI, and should be a width plane to carry big current, enough vias should be added to the GND connection of output capacitor and also as close to the output pin as possible.
- Place BST resistor and capacitor with IC at the same layer, close to BST and SW plane, >15 mil width trace is recommended to reduce line parasitic inductance.
- Feedback could be 20mil and must be routed away from the switching node, BST node or other high efficiency signal.
- VIN trace must be wide to reduce the trace impedance and provide enough current capability.
- Place multiple vias under the device near VIN and GND and near input capacitors to reduce parasitic inductance and improve thermal performance

10.2 Layout Example

图 45 shows the recommended top-side layout. Component reference designators are the same as the circuit shown in 图 30. Resistor divider for EN is not used in the circuit of 图 30, but are shown in the layout for reference.




图 45. Top-Layer Layout

11 器件和文档支持

11.1 器件支持

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.2 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](#) 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

D-CAP3, ULQ, Out-of-Audio, Eco-Mode, HotRod, DCAP3, Eco-mode, E2E are trademarks of Texas Instruments.

11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS568230RJER	ACTIVE	VQFN-HR	RJE	20	3000	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR	-40 to 125	568230	Samples
TPS568230RJET	ACTIVE	VQFN-HR	RJE	20	250	RoHS & Green	Call TI SN	Level-2-260C-1 YEAR	-40 to 125	568230	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


GENERIC PACKAGE VIEW

RJE 20

VQFN-HR - 1 mm max height

3 x 3, 0.45 mm pitch

QUAD FLATPACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4224683/A

PACKAGE OUTLINE

RJE0020A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



4223546 / B 08/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

RJE0020A


EXAMPLE BOARD LAYOUT

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



SOLDER MASK DETAILS

4223546 / B 08/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

RJE0020A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
PAD 21: 90%
SCALE: 20X

4223546 / B 08/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, 德州仪器 (TI) 公司