

具有电压调节功能 TPS56x20 4.5V 至 17V 输入、12A/9A/7A/5A 输出、同步降压电压稳压器

1 特性

- D-CAP2™控制
 - 输入电压范围：4.5V 至 17V
 - 开关频率：500kHz
 - 已针对 1.0μH 至 2.2μH 电感器进行优化
- 输出电压精度为 ±1%
- 经由 I²C 兼容接口实现的特性
 - 输出电压 (VID)：0.6V 至 1.8V，步长 10mV
 - 自动跳跃 Eco-mode™ON/OFF（轻负载）
 - 电流限制目标：40% 至 60%
 - 使能集成电路 (IC)，回读电源正常 (Power-good)
 - 断续模式保护 ON/OFF
- IC 端子 特性
 - 使用外部电阻器启动
 - VFB 引脚上的输出电压：0.6V 至 1.8V
 - 可调节软启动，单调预偏置启动
 - Power-good
 - I²C 地址编程（2 位）
- 逐周期过流限制控制
- 热关断 (TSD)
- 欠压闭锁 (UVLO)
- 薄型小外形尺寸封装 (TSSOP) (PWP)，此类封装具有 PowerPAD™

2 应用范围

- 用于消费类应用的 媒体处理器：数字电视、机顶盒（STB、DVD/蓝光播放器、有线/卫星调制解调器）
- 片上系统处理器
- 高密度配电系统

3 说明

TPS56X20 一款同步直流-直流转换器 IC（集成电路），此转换器具有电压调节控制功能，以便为要求内核电压 (V_{CORE}) 调整的微处理器 (MCU) 供电。最初加电后，输出电压可由 I²C 兼容总线上发送的 VID 代码编程/调节。


这个降压转换器采用一个自适应接通时间 D-CAP2 模式控制，此模式控制在无需外部组件的情况下提供极快的瞬态响应。与传统的电压/电流模式控制不同，D-CAP2 支持较高负载下的 PWM 模式与轻负载情况下的 Eco-mode™模式之间的无缝转换。Eco-mode 在轻负载时保持高效率。

器件信息

器件型号	封装	封装尺寸
TPS56C20	带散热片薄型小外形尺寸封装 (HTSSOP) (24)	7.80mm × 4.40mm
TPS56920	HTSSOP (20)	6.50mm × 4.40mm
TPS56720		
TPS56520		



典型应用电路



目录

1	特性	1	8.4	Device Functional Modes	19
2	应用范围	1	8.5	Programming	19
3	说明	1	8.6	Register Maps	21
4	修订历史记录	3	9	Applications and Implementation	25
5	说明 (续)	4	9.1	Application Information	25
6	Pin Configuration and Functions	5	9.2	Typical Application	25
7	Specifications	7	10	Power Supply Recommendations	33
7.1	Absolute Maximum Ratings	7	11	Layout	33
7.2	ESD Ratings	7	11.1	Layout Guidelines	33
7.3	Recommended Operating Conditions	7	11.2	Layout Example	34
7.4	Thermal Information	8	12	器件和文档支持	35
7.5	Electrical Characteristics	8	12.1	器件支持	35
7.6	Timing Requirements	10	12.2	文档支持	35
7.7	Switching Characteristics	10	12.3	相关链接	35
7.8	Typical Characteristics	11	12.4	商标	35
8	Detailed Description	16	12.5	静电放电警告	35
8.1	Overview	16	12.6	Glossary	35
8.2	Functional Block Diagram	16	13	机械、封装和可订购信息	35
8.3	Feature Description	17			

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision D (February 2016) to Revision E	Page
• Changed T_J MAX from 125°C to 150°C in Absolute Maximum Ratings	7

Changes from Revision C (July 2014) to Revision D	Page
• 从数据表标题中删除了 SWIFT™	1
• Moved the Storage Temperature to the Absolute Maximum Ratings	7
• Changed <i>Handling Ratings</i> To: ESD Ratings	7

Changes from Revision B (March 2014) to Revision C	Page
• Changed Figure 57 image for clarification.	34

内容表，并已将修订历史记录移至第 2 页。

Changes from Revision A (January 2014) to Revision B	Page
• 已更改为新的数据表格式。	1
• 已添加 添加了器件信息表	1
• 已添加	3
• Moved Abs Max Ratings, Handling Ratings, Recommended Operating Conditions, Thermal Info, and Elec Characteristics tables to the "Specifications" section	7

Changes from Original (November 2013) to Revision A	Page
• 已更改 数据表标题以包括“SWIFT™ 稳压器...”	1

5 说明（续）

TPS56X20 支持超低 ESR 陶瓷电容器和低等效串联电阻 (ESR) 输出电容器，诸如高分子钽固体电解电容器 (POSCAP) 或高分子聚合物电容器 (SP-CAP)。此器件针对小尺寸 1.0 μ H 至 2.2 μ H 电感器进行了优化，节省了印刷电路板 (PCB) 面积。


TPS56X20 器件采用 HTSSOP 封装。

Table 1. List of Devices

	TPS56520	TPS56720	TPS56920	TPS56C20
Output Current	5A	7A	9A	12A
HS/LS Rdson Numbers	44m Ω /32m Ω	30m Ω /24m Ω	26m Ω /19m Ω	13m Ω /9m Ω
Package	PWP-20	PWP-20	PWP-20	PWP-24

6 Pin Configuration and Functions


TPS56520/720/920
20-Pin PWP Package with PowerPAD
(TOP VIEW)



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NUMBER		
EN	1	I	Enable. Pull High to enable converter.
SDA	2	I/O	Data I/O terminal.
SCL	3	I/O	Clock I/O terminal.
A1, A0	4,5	I	Chip address.
VIN	6	I	Supply Input for 5.5V linear regulator.
PVIN	7,8	I	Power inputs and connects to high side MOSFET drains.
PGND	9,10	I/O	Ground returns for low-side MOSFETs. Input of current comparator.
SW	11,12,13	I/O	Switch node connections for both the high-side NFETs and low-side NFETs. Input of current comparator.
VBST	14	I	Supply input for high-side NFET gate drive circuit. Connect 0.1µF ceramic capacitor between VBST and SW terminals. An internal diode is connected between VREG5 and VBST.
PGOOD	15	O	Open drain power good output. Low means the output voltage of the corresponding output is out of regulation.
VREG5	16	O	Output of 5.5V linear regulator. Bypass to GND with a high-quality ceramic capacitor of at least 2.0µF ceramic capacitor. Do not connect any other circuitry to the terminal. VREG5 is active when EN is H-level.
GND	17	I/O	Signal GND. Connect sensitive SS and VFB returns to GND at a single point.
SS	18	O	Soft-Start Programming terminal. Connect Capacitor from SS terminal to GND to program Soft-Start time.
VOUT	19	I	Connection to output voltage
VFB	20	I	D-CAP2 feedback input. Connect to output voltage with resistor divider.
Exposed Thermal Pad	Back side	I/O	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.

TPS56C20
24-Pin PWP Package with PowerPAD
(TOP VIEW)



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NUMBER		
EN	1	I	Enable. Pull High to enable according converter.
SDA	2	I/O	Data I/O terminal.
SCL	3	I/O	Clock I/O terminal.
A1, A0	4,5	I	Chip address.
VIN	6	I	Supply Input for 5.5V linear regulator.
PVIN	7,8	I	Power inputs and connects to both high side NFET drains.
PGND	9,10,11,12	I/O	Ground returns for low-side MOSFETs. Input of current comparator.
SW	13,14,15,16, 17	I/O	Switch node connections for both the high-side NFETs and low-side NFETs. Input of current comparator.
VBST	18	I	Supply input for high-side NFET gate drive circuit. Connect 0.1μF ceramic capacitor between VBST and SW terminals. An internal diode is connected between VREG5 and VBST.
PGOOD	19	O	Open drain power good output. Low means the output voltage of the corresponding output is out of regulation.
VREG5	20	O	Output of 5.5V linear regulator. Bypass to GND with a high-quality ceramic capacitor of at least 3.0μF ceramic capacitor. Do not connect any other circuitry to the terminal. VREG5 is active when EN is H-level.
GND	21	I/O	Signal GND. Connect sensitive SS and VFB returns to GND at a single point.
SS	22	O	Soft-Start Programming terminal. Connect Capacitor from SS terminal to GND to program Soft-Start time.
VOUT	23	I	Connection to output voltage
VFB	24	I	D-CAP2 feedback inputs. Connect to output voltage with resistor divider.
Exposed Thermal Pad	Back side	I/O	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾

		VALUE		UNIT
		MIN	MAX	
Input voltage	VIN, PVIN, EN	–0.3	20	V
	VBST	–0.3	26	
	VBST (10ns transient)	–0.3	28	
	VFB, VOUT, SDA, SCL	–0.3	3.6	
	A0, A1	–0.3	6.5	
	VBST–SW	–0.3	6.5	
	SW	–2	20	
	SW (10ns transient)	–3	22	
Overvoltage	VREG5, SS, PGOOD	–0.3	6.5	V
	PGND	–0.3	0.3	
Sink Current	PGOOD	–0.1	5	mA
T _J	Operating Junction temperature	–40	150	°C
T _{STG}	Storage temperature	–55	150	°C

(1) These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions.

(2) All voltages are with respect to IC GND terminal.

7.2 ESD Ratings

		VALUE	UNIT
Electrostatic discharge ⁽¹⁾	Human Body Model (HBM) ⁽²⁾	±2000	V
	Charged Device Model (CDM) ⁽³⁾	±500	

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

(2) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VIN	Operating input voltage		4.5		17	V
VOUT	Output voltage		0.6		1.87	V
I _{OUT}	Output current	TPS56520	0		5	A
		TPS56720	0		7	
		TPS56920	0		9	
		TPS56C20	0		12	
T _J	Operating junction temperature range		–40		125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS56520/720/920	TPS56C20	UNIT
		PWP (20)	PWP (24)	
θ_{JA}	Junction-to-ambient thermal resistance	36.8	32.8	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance	22.5	16	
θ_{JB}	Junction-to-board thermal resistance	19.5	14.2	
Ψ_{JT}	Junction-to-top characterization parameter	0.6	0.4	
Ψ_{JB}	Junction-to-board characterization parameter	19.2	14	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance	1.4	0.8	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN}=4.5\text{V}$ to 17V , $PV_{IN}=4.5\text{V}$ to 17V (Unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
VIN	Operating input voltage	VIN, PVIN	4.5		17	V
IIN	VIN supply current	25°C, EN=5V, VFB=0.8V (non switching), VIN=12V		920	1150	μA
IINSDN	VIN shutdown current	25°C, EN=0V, VIN=12V		140	200	μA
FEEDBACK VOLTAGE						
VVFB	VFB voltage	25°C, external regulation mode, PVIN=12V, VOUT=1.1V, IOUT=50mA, pulse skipping	0.594	0.6	0.606	V
		25°C, external regulation mode, VOUT=1.1V, continuous current mode	0.594	0.6	0.606	V
		External regulation mode, VOUT=1.1V, continuous current mode	0.591	0.6	0.609	V
VOUT VOLTAGE (INTERNAL VID CONTROL)						
VVOU	VOU voltage	25°C, relative to target VOUT, PVIN=12V, VOUT=0.6V~1.87V, LOU=1.5μH	-1%	0%	1%	Target VOU
		Relative to target VOUT, PVIN=12V, LOU=1.5μH	-1.5%	0%	1.5%	
		Relative to target VOUT, LOU=1.5μH	-2%	0%	2%	
VREG5 OUTPUT						
VVREG5	VREG5 Output Voltage	25°C , 6V< VIN <17V, IIVREG5 = 5mA, VFB=1V	5.2	5.5	5.7	V
MOSFET						
rDS(on)H	High side switch resistance TPS56520	VBST-SW=5.5V		44		mΩ
rDS(on)L	Low side switch resistance TPS56520	VIN=12V		32		mΩ
rDS(on)H	High side switch resistance TPS56720	VBST-SW=5.5V		30		mΩ
rDS(on)L	Low side switch resistance TPS56720	VIN=12V		24		mΩ
rDS(on)H	High side switch resistance TPS56920	VBST-SW=5.5V		26		mΩ
rDS(on)L	Low side switch resistance TPS56920	VIN=12V		19		mΩ
rDS(on)H	High side switch resistance TPS56C20	VBST-SW=5.5V		13		mΩ
rDS(on)L	Low side switch resistanceTPS56C20	VIN=12V		9		mΩ
POWER GOOD						
VPGOODTH	PGOOD threshold	VOUT or VFB falling (fault) VO=1.1V		80%		
		VOUT or VFB rising (good) VO=1.1V		85%		
		VOUT or VFB rising (fault) VO=1.1V		115%		
		VOUT or VFB falling (good) VO=1.1V		110%		
IIPGOODLY	PGOOD sink current	VPGOOD=0.5V	3.15	5.2		mA

Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{IN}=4.5\text{V}$ to 17V , $P_{VIN}=4.5\text{V}$ to 17V (Unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC THRESHOLD						
V _{ENH}	EN H-level threshold voltage		1.85			V
V _{ENL}	EN L-level threshold voltage				0.6	V
CURRENT LIMIT ⁽¹⁾						
I _{OCL}	Current Limit TPS56520	LOUT= 1.5μH	5.6	9		A
	Current Limit TPS56720	LOUT= 1.5μH	7.8	12		A
	Current Limit TPS56920	LOUT= 1.5μH	10	15		A
	Current Limit TPS56C20	LOUT= 1.5μH	13.2	20		A
I _{OCLR}	Reverse Current Limit TPS56520	LOUT= 1.5μH	1.25	5.3		A
	Reverse Current Limit TPS56720	LOUT= 1.5μH	1.75	6.5		A
	Reverse Current Limit TPS56920	LOUT= 1.5μH	2.25	6.2		A
	Reverse Current Limit TPS56C20	LOUT= 1.5μH	3	8.2		A
OUTPUT UNDERVOLTAGE PROTECTION (UVP)						
V _{OVP}	Output OVP trip threshold	OVP detect (L>H)		125%		VOUT
V _{UVP}	Output UVP trip threshold	UVP detect (H>L)		60%		VOUT
THERMAL SHUTDOWN						
T _{SDN}	Thermal shutdown Threshold	Shutdown temperature ⁽¹⁾		160		°C
		Hysteresis ⁽¹⁾		23		°C
		Pre-thermal warning threshold		130		°C
UVLO						
UVLO	UVLO Threshold	Wake up to VREG5 voltage	3.45	3.9	4.2	V
		Hysteresis VREG5 voltage	0.45	0.56	0.61	V

(1) Ensured by design. Not production tested.

7.6 Timing Requirements

			MIN	TYP	MAX	UNIT
SOFT START						
I _{SSC}	SS charge current	V _{SS} =0.5V , 25 °C	–6.4	–6	–5.6	μA
I _{SSD}	SS discharge current	V _{SS} =0.5V	0.14	0.2	0.26	mA
SERIAL INTERFACE ^{(1) (2) (3)}						
V _{IL}	LOW level input voltage				0.6	V
V _{IH}	HIGH level input voltage		1.8			V
V _{hys}	Hysteresis of Schmitt trigger inputs		0.11			V
V _{OL}	LOW level output voltage (Open drain, 3mA sink current)				0.4	V
t _{SP}	Pulse width of spikes suppressed by input filter		32			ns
f _{SCL}	SCL clock frequency				400	kHz
t _{HD,STA}	Hold time (repeated) START condition.		0.6			us
t _{LOW}	LOW period of SCL clock		1.3			us
t _{HIGH}	HIGH period of SCL clock		0.6			us
t _{SU,STA}	Set-up time for a repeated START condition		0.6			us
t _{HD,DAT}	Data Hold time		50		900	ns
t _{SU,DAT}	Data set-up time		100			ns
t _r	Rise time (SDA or SCL)		20+0.1Cb(4)		300	ns
t _f	Fall time (SDA or SCL)		20+0.1Cb(4)		300	ns
t _{SU,STO}	Set-up time for STOP condition		0.6			us
t _{BUF}	Bus free time between STOP and START condition		1.3			us
C _b	Capacitive load for each bus line				400	pF

- (1) Ensured by design. Not production tested.
 (2) Refer to [Figure 1](#) below for I²C Timing Definitions
 (3) Cb = capacitance of bus line in pF




Figure 1. I²C Timing Definitions (reproduced from Phillips I²C spec Version 1.1)

7.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ON-TIME TIMER CONTROL					
T _{ON}	SW On Time	SW=12V, VOUT=1.1V	180		ns
T _{OFF} ⁽¹⁾	SW Minimum off time	25°C, VFB= 0.5V	285		ns

- (1) Ensured by design. Not production tested.

7.8 Typical Characteristics

$V_{IN} = 12\text{ V}$, $V_{OUT} = 1.0\text{ V}$, $T_a = 25\text{ }^{\circ}\text{C}$, unless otherwise specified.




Figure 2. TPS56X20 Enable Input Current




Figure 3. TPS56520 Quiescent Current




Figure 4. TPS56520 Shutdown Quiescent Current





Figure 5. TPS56520 Switching Frequency



**Figure 6. TPS56520 Switching Frequency,
Eco-mode™ = OFF**




Figure 7. TPS56520 Feedback Voltage

Typical Characteristics (continued)

$V_{IN} = 12\text{ V}$, $V_{OUT} = 1.0\text{ V}$, $T_a = 25\text{ }^{\circ}\text{C}$, unless otherwise specified.




Figure 8. TPS56520 Soft Start Charging Current




Figure 9. TPS56720 Quiescent Current




Figure 10. TPS56720 Shutdown Quiescent Current





Figure 11. TPS56720 Switching Frequency



**Figure 12. TPS56720 Switching Frequency,
Eco-mode™ = OFF**




Figure 13. TPS56720 Feedback Voltage

Typical Characteristics (continued)

$V_{IN} = 12\text{ V}$, $V_{OUT} = 1.0\text{ V}$, $T_a = 25\text{ }^{\circ}\text{C}$, unless otherwise specified.




Figure 14. TPS56720 Soft Start Charging Current




Figure 15. TPS56920 Quiescent Current




Figure 16. TPS56920 Shutdown Quiescent Current





Figure 17. TPS56920 Switching Frequency



**Figure 18. TPS56920 Switching Frequency,
Eco-mode™ = OFF**




Figure 19. TPS56920 Feedback Voltage

Typical Characteristics (continued)

$V_{IN} = 12\text{ V}$, $V_{OUT} = 1.0\text{ V}$, $T_a = 25\text{ }^{\circ}\text{C}$, unless otherwise specified.




Figure 20. TPS56920 Soft Start Charging Current




Figure 21. TPS56C20 Quiescent Current




Figure 22. TPS56C20 Shutdown Quiescent Current





Figure 23. TPS56C20 Switching Frequency



**Figure 24. TPS56C20 Switching Frequency,
Eco-mode™ = OFF**




Figure 25. TPS56C20 Feedback Voltage

Typical Characteristics (continued)

$V_{IN} = 12\text{ V}$, $V_{OUT} = 1.0\text{ V}$, $T_a = 25\text{ }^{\circ}\text{C}$, unless otherwise specified.




Figure 26. TPS56C20 Soft Start Charging Current

8 Detailed Description

8.1 Overview

The TPS56X20 is a synchronous step-down (buck) converter with two integrated N-channel MOSFETs for each channel. It operates using D-CAP2™ control mode. The fast transient response of D-CAP2™ control reduces the required output capacitance required to meet a specific level of performance. The output voltage of the TPS56X20 can be set by either VFB with divider resistors (Adjusting the Output Voltage by External Regulation Mode) or I2C compatible interface (Programming the Output Voltage by Internal Regulation Mode).

When only external regulation mode is used in a TPS56X20 application, the VOUT terminal should be tied to the output voltage of the converter and SDA & SCL terminals should be grounded. A0 & A1 terminals may be floating.

When only internal regulation mode is used in a TPS56X20 application, the VFB terminal should be connected to the output voltage of the converter.

The integrated MOSFETs allow for high efficiency power supply designs. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.

8.2 Functional Block Diagram




Figure 27. TPS56520, TPS56720 and TPS56920 20 Terminal

Functional Block Diagram (continued)




Figure 28. TPS56C20 24 Terminal

8.3 Feature Description

8.3.1 PWM Operation

The main control loop of the TPS56X20 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off when the internal timer expires. This timer is set by the converter's input voltage, VIN, and the output voltage, VOUT, to maintain a pseudo-fixed frequency over the input voltage range hence it is called adaptive on-time control. The timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the nominal output voltage. An internal ramp is added to the reference voltage to simulate output voltage ripple, eliminating the need for ESR induced output ripple from D-CAP2™ mode control.

8.3.2 PWM Frequency and Adaptive On-Time Control

TPS56X20 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS56X20 runs with a pseudo-constant frequency of 500 kHz by using the input voltage and output voltage to set the on-time timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VO/PVIN, the frequency is constant.

Feature Description (continued)

8.3.3 VIN and Power VIN Terminals (VIN and PVIN)

The device allows for a variety of applications by using the VIN and PVIN terminals together or separately. The VIN terminal voltage supplies the internal control circuits of the device. The PVIN terminal voltage provides the input voltage to the power converter system. The input voltage for VIN and PVIN can range from 4.5V to 17V.

8.3.4 Auto-Skip Eco-mode™ Control

The TPS56X20 is designed with Auto-Skip Eco-mode™ to increase light load efficiency.

8.3.5 Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN terminal becomes high, 6-μA current begins charging the capacitor which is connected from the SS terminal to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in [Equation 1](#). VFB voltage is 0.6 V and SS terminal source current is 6μA.

$$T_{ss}(ms) = \frac{C_{ss}(nF) \times V_{FB}(V)}{I_{ss}(\mu A)} \quad (1)$$

The TPS56X20 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than internal feedback voltage, VFB), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-biased output, and ensures that the output voltage (VOUT) starts and ramps up smoothly into regulation from pre-biased startup to normal mode operation. When pre-biased conditions exist, it is recommended to disable the device by pulling the EN terminal to ground.

8.3.6 Power Good

The power-good function is activated after soft start has finished. The PGOOD output is an open drain output. When the output voltage is between 85% and 110% of the target value, internal comparator detect power good state and the power good signal becomes high. If the output voltage is lower than 80% or greater than 115% of the target value, the power good signal becomes low.

8.3.7 Overcurrent Protection

The output overcurrent protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW terminal and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by VIN, VOUT, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current Iout. The TPS56X20 constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time. If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented per each switching cycle and the converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. The peak current is the average load current plus one half of the peak-to-peak inductor current. The valley current is the average load current minus one half of the peak-to-peak inductor current. Since the valley current is used to detect the overcurrent threshold, the load current is higher than the overcurrent threshold. Also, when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. When the output voltage becomes lower than 60% of the target voltage, the UVP comparator detects it. Depending on the values of Hiccup Mode bit and UVP Latchoff Mode bit in the Control A and Control B registers, the device may enter Hiccup Mode or Latchoff Mode or keep running under cycle-by-cycle current limiting.

Feature Description (continued)

The TPS56X20 also implements reverse overcurrent protection. When reverse overcurrent protection is triggered, the high-side MOSFET turns on for the preset on-time and then the low-side MOSFET turns on to monitor the switch valley current. The high-side MOSFET turns on again if either VFB pin voltage drops below reference voltage, or the reverse switch current hits the reverse current trip point.

8.3.8 UVLO Protection

Under-voltage lock out protection (UVLO) monitors the voltage of the VREG5 terminal. When the VREG5 voltage is lower than UVLO threshold voltage, the TPS56X20 is shut off. This protection is non-latching.

8.4 Device Functional Modes

8.4.1 Operation at Light Loads

The TPS56x20 works in Auto-Skip Eco-mode™ at light load to boost the efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the where its ripple valley touches the zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases the converter run into discontinuous conduction mode. The on-time is kept same as it was in the continuous conduction mode because it takes longer to discharge the output capacitor with smaller load current to the level of the nominal output voltage. The transition point to the light load operation $I_{O(LL)}$ current can be estimated with Equation 2 with 500kHz used as f_{sw} .

$$I_{OUT(LL)} = \frac{1}{2 \times L_O \times f_{SW}} \times \frac{(P_{VIN} - V_{OUT}) \times V_{OUT}}{P_{VIN}} \quad (2)$$

8.5 Programming

8.5.1 I²C Interface

The TPS56X20 implements a subset of the Phillips I²C specification Ver. 1.1. The TPS56X20 is a Slave-Only (it never becomes a Master, and so never pulls down the **SCL** terminal on the I²C bus). An I²C transaction consists of either writing a data byte to one of the TPS56X20's internal registers which requires a 3-byte transaction or reading back one byte from a register which requires a 4-byte transaction. The protocols follow the System Management Bus (SMBUS) Specification Ver. 2.0 *Write Byte and Read Byte* protocols. This spec is available on the Internet for further reading, but the subset implemented in TPS56X20 is described below.

Long-form address modes, multi-byte data transfers and Packet Error Code (PEC) protocols are not supported in this implementation, though a Check Sum bit unique to the TPS56X20 is implemented and described below. **The SMBUS Send Byte protocol (the 2-byte protocol used in TPS56921) is not implemented on TPS56X20.**

The I²C interface terminals are composed of the **SDA** (Data) and **SCL** (Clock) terminals, and the **A0** and **A1** terminals to set up the chip's address. **SDA** and **SCL** are designed to be used with pullup resistors to 3.3V. **A0** and **A1** are designed to be either grounded (logic LOW) or left open (logic HIGH) and should not tie to a high voltage.

8.5.2 I²C Protocol

Input voltage – Logic levels for I²C **SDA** and **SCL** terminals are not fixed. For the TPS56X20, a logic "0" (LOW) should be 0V and a logic "1" (HIGH) can be any voltage between 1.8V and 3.3V. Logic HIGH is generated by external pullup resistors (see next paragraph).

Output voltage – the I²C bus has external pullup resistors, one for SCL and one for SDA. These pull up to a voltage called VDD which must lie between 1.8V and 3.3V. The outputs are pulled down to their logic LOW levels by open-drain outputs and pulled up to their logic HIGH levels by these external pullups. The pullups must be selected so that the current into any chip when pulled LOW by that chip's open drain output (=VDD/RPULLUP) is less than 3.3mA.

Data format – One clock pulse on the **SCL** clock line is generated for each bit of data to be transferred. The data on the **SDA** line must be stable during the HIGH period of the **SCL** clock line. The HIGH or LOW state of the data line can only change when the clock signal on the **SCL** line is LOW.

Programming (continued)

START and STOP conditions – A HIGH to LOW transition on the **SDA** line while the **SCL** line is HIGH defines a START condition. A LOW to HIGH transition on the **SDA** line while the **SCL** line is HIGH defines a STOP condition. START and STOP conditions are always generated by the Master. The bus is considered to be BUSY after the condition. It is considered to be free again after a minimum of 4.7µs after the STOP condition.

The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition. START and repeated START are functionally identical.

Every byte of data out on the **SDA** line is 8 bits long. 9 clocks occur for each byte (the additional clock being for an ACK signal put onto the bus by the TPS56X20 pulling down on the bus to acknowledge receipt of the data). In the following diagrams, shaded blocks indicate **SDA** data generated by the TPS56X20 being sent to the Master I²C controller, while white blocks indicate **SDA** data generated by the Master being received by the TPS56X20. The Master always generates the **SCL** signal.

Sending data to the TPS56X20 is accomplished using the following 3-byte sequence, referred to as a *Write Byte* transaction as follows:




Figure 29. A complete Write Byte transfer, adapted from SMBUS spec

Reading back data from the TPS56X20 is accomplished using the following 4-byte sequence, referred to as a *Read Byte* transaction:




Figure 30. A complete Read Byte transfer, adapted from SMBUS spec

On the TPS56X20, the I2C bus is inactive until:

1. Both SDA and SCL have been at a logic high simultaneously to prevent power sequencing issues
2. VREG5 is in regulation.

Control registers should not be written to during the Soft Start time, but can be written before VOUT is enabled or after the **PGOOD** terminal or status register go high, indicating that soft start is complete.

Until a VOUT command has been accepted, the TPS56X20's output voltage will be determined by the external resistor divider feedback to the **VFB** terminals, the condition of the **EN** terminals, and the capacitance on the **SS** terminals.

When the TPS56X20 receives a Chip Address code it recognizes to be its own, it will respond by sending an ACK (pulling down on the **SDA** bus during the next clock on the **SCL** bus). If the address is not recognized, the TPS56X20 assumes that the I²C message is intended for another chip on the bus, and it takes no action. It will disregard data sent thereafter until the next START is begun.

If, after recognizing its Chip Address, the TPS56X20 receives a valid Register Address, it will send an ACK and prepare to receive a Data Byte to be sent to that Register.

If a valid Data Byte is then received, it will send an ACK and will set the output voltage to the desired value. If the byte is deemed invalid, ACK will not be sent and the Master will need to retry by sending a STOP sequence followed by a new START sequence and an initiating resend of the entire address/data packet. When sending data to the Output Voltage register, the output voltage will only change upon receipt of a valid data byte.

Programming (continued)

8.5.3 I²C Chip Address Byte

The 7-bit address of the TPS56X20 can be any number between 34h (0110100) and 37h (0110111). The 5 MSB's are set internally and the 2 LSB's are customer-selectable via the **A1** and **A0** terminals, allowing up to 4 TPS56X20's to be controlled on the same I2C bus. When the Master is sending the address as an 8-bit value, the 7-bit address should be sent followed by a trailing 0 to indicate this is a WRITE operation. A0 and A1 must be floated for logic 1. Do not tie them to external voltage source. The following codes assume this trailing zero.

Table 2. TPS56X20 Address as a Function of A1 and A0 Terminals

A1	A0	Address (binary)	Address (hex)
Ground (0)	Ground (0)	01101000	68h
Ground (0)	Open (1)	01101010	6Ah
Open (1)	Ground (0)	01101100	6Ch
Open (1)	Open (1)	01101110	6Eh

8.6 Register Maps

8.6.1 I²C Register Address Byte

The TPS56X20 contains four customer-accessible registers. Register 0 is the Output Voltage register. Registers 8 and 9 set several operating features for the regulator. The lower 3 bits of Register 9 sets the current limit for the high-current, etc. Register 24 provides the status of the regulator. The register map is as follows:

Register Name	Addr (Decimal)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VOUT	0	Odd Parity	VOUT[6:0]						
Control A	8	Internal Mode	PGOOD Delay [1:0]		Hiccup Mode On	—	ECO Mode On	DAC Settle [1:0]	
Control B	9	Enable	—	OVP Latchoff Mode Off	UVP Latchoff Mode Off	—	Current Limit [2:0]		
Status (Read Only)	24	—	TI Only	TI Only	TI Only	TI Only	OT Shut Down	Early OT Warn	PGOOD

8.6.2 Output Voltage Registers

The lower 7 bits of the Output Voltage Register controls the VOUT of the TPS56X20. These bits are the 7-bit selector for one of the output voltages.

As previously mentioned, when the IC powers up, the startup and output voltage regulation conditions are set by the external resistor divider feedback to the **VFB** terminal, the condition of the **EN** terminal, and the capacitance on the **SS** terminal.

Bringing the **EN** terminal high (or setting the Enable bit in Control register 9 high) begins a soft-start ramp on the regulator.

After applying VIN, VREG5 will come into regulation and the I2C interface will active. The user can activate soft start and VOUT by bring the **EN** terminal high or programming the Enable bit in Control Register 9.

By default, the part will regulate VOUT using the external feedback resistors connected to the **VFB** terminal. The user can then program VOUT by writing any VOUT code. Alternatively, if the **EN** terminal is low, soft start and VOUT can be enabled by writing the desired VOUT code and programming the Enable bit to a one.

Table 3. Ideal VOUT vs VOUT[6:0] Code

Code	Binary	VOUT	Code	Binary	VOUT	Code	Binary	VOUT	Code	Binary	VOUT
0	0000000	0.60	32	0100000	0.92	64	1000000	1.24	96	1100000	1.56
1	0000001	0.61	33	0100001	0.93	65	1000001	1.25	97	1100001	1.57
2	0000010	0.62	34	0100010	0.94	66	1000010	1.26	98	1100010	1.58
3	0000011	0.63	35	0100011	0.95	67	1000011	1.27	99	1100011	1.59
4	0000100	0.64	36	0100100	0.96	68	1000100	1.28	100	1100100	1.60
5	0000101	0.65	37	0100101	0.97	69	1000101	1.29	101	1100101	1.61
6	0000110	0.66	38	0100110	0.98	70	1000110	1.30	102	1100110	1.62
7	0000111	0.67	39	0100111	0.99	71	1000111	1.31	103	1100111	1.63
8	0001000	0.68	40	0101000	1.00	72	1001000	1.32	104	1101000	1.64
9	0001001	0.69	41	0101001	1.01	73	1001001	1.33	105	1101001	1.65
10	0001010	0.70	42	0101010	1.02	74	1001010	1.34	106	1101010	1.66
11	0001011	0.71	43	0101011	1.03	75	1001011	1.35	107	1101011	1.67
12	0001100	0.72	44	0101100	1.04	76	1001100	1.36	108	1101100	1.68
13	0001101	0.73	45	0101101	1.05	77	1001101	1.37	109	1101101	1.69
14	0001110	0.74	46	0101110	1.06	78	1001110	1.38	110	1101110	1.70
15	0001111	0.75	47	0101111	1.07	79	1001111	1.39	111	1101111	1.71
16	0010000	0.76	48	0110000	1.08	80	1010000	1.40	112	1110000	1.72
17	0010001	0.77	49	0110001	1.09	81	1010001	1.41	113	1110001	1.73
18	0010010	0.78	50	0110010	1.10	82	1010010	1.42	114	1110010	1.74
19	0010011	0.79	51	0110011	1.11	83	1010011	1.43	115	1110011	1.75
20	0010100	0.80	52	0110100	1.12	84	1010100	1.44	116	1110100	1.76
21	0010101	0.81	53	0110101	1.13	85	1010101	1.45	117	1110101	1.77
22	0010110	0.82	54	0110110	1.14	86	1010110	1.46	118	1110110	1.78
23	0010111	0.83	55	0110111	1.15	87	1010111	1.47	119	1110111	1.79
24	0011000	0.84	56	0111000	1.16	88	1011000	1.48	120	1111000	1.80
25	0011001	0.85	57	0111001	1.17	89	1011001	1.49	121	1111001	1.81
26	0011010	0.86	58	0111010	1.18	90	1011010	1.50	122	1111010	1.82
27	0011011	0.87	59	0111011	1.19	91	1011011	1.51	123	1111011	1.83
28	0011100	0.88	60	0111100	1.20	92	1011100	1.52	124	1111100	1.84
29	0011101	0.89	61	0111101	1.21	93	1011101	1.53	125	1111101	1.85
30	0011110	0.90	62	0111110	1.22	94	1011110	1.54	126	1111110	1.86
31	0011111	0.91	63	0111111	1.23	95	1011111	1.55	127	1111111	1.87

8.6.3 CheckSum Bit (VOUT Register Only)

The CheckSum bit should be set by the Master controller to be the exclusive-NOR of the D[6:0] bits (odd parity). This will be used by the TPS56X20 to check that a valid data byte was received. If CheckSum is not equal to the exclusive-NOR of these bits, the TPS56X20 assumes that an error occurred during the data transmission, and it will not send an ACK bit, nor will it reset the VOUT to the received code (or, if the Control register, will not reset the register contents as requested). The Master should try again to send the data. When reading back the VOUT register, the parity bit is also sent back.

8.6.4 Control Registers

There are 4 control registers: Registers 0, 8, 9 and 24.

Table 4. Summary of Default Control Bits

CONTROL BIT(s)	DEFAULT (BINARY)	FUNCTION
VOUT[7:0]	0110010	VOUT code, 7 bits VOUT[6:0] + odd parity checksum bit at VOUT[7] Writing a valid code to this register also sets Internal Mode. Sending an invalid code (checksum incorrect) to this register does not change register contents or set Internal/Enable bits.
Internal Mode	0 (EXTERNAL mode)	1. If set to 1, the part switches to INTERNAL mode and VOUT register value controls output voltage. 2. Writing a valid code to the VOUT register sets this Internal Mode bit to 1. 3. The part can be set back to EXTERNAL control mode at any time by writing this bit to 0.
PGOOD Delay [1:0]	11	Part defaults to PGOOD Delay = 26.4μS
Hiccup Mode	1	Part defaults to Hiccup Mode On. If Hiccup Mode is enabled, do not turn on OVP Latchoff Mode and/or UVP Latchoff Mode.
ECO Mode	0	Part defaults to ECO Mode Off
DAC Settle [1:0]	11	Part defaults to DAC Settle = 25μS
Enable	0	Part defaults to Disabled. This bit can be set to 1 by writing the bit to 1. The external EN terminal being set to 1 overrides the register value (you cannot disable the part by writing a 0 if the EN terminal is high).
OVP Latchoff Mode Disable	1	Part defaults to Latchoff Mode Off. If Hiccup Mode is enabled, do not turn on OVP Latchoff Mode and/or UVP Latchoff Mode.
UVP Latchoff Mode Disable	1	Part defaults to Latchoff Mode Off. If Hiccup Mode is enabled, do not turn on OVP Latchoff Mode and/or UVP Latchoff Mode.
CurLim[2:0]	111	Selects default current limit value

Enable: This bit can be used to enable the regulator just like setting the **EN** terminal high. The **EN** terminal has priority (if **EN**=high, the Enable bit does nothing, the chip is already enabled). This allows the customer to tie EN to GND externally or leave the **EN** terminal floating (the terminal is pulled low internally) and subsequently enable the regulator by I²C software control.

DAC Settle [1:0]: When a new VOUT voltage is selected, this happens by setting an internal DAC to a new internal VREF voltage. If this happens instantly, the regulator loop will be thrown out of regulation and the DCAP2 loop must respond to bring the VOUT back into regulation at its new chosen value. This can cause VOUT overshoots (or undershoots) or head to high transient input currents. Therefore, an analog filter on the DAC output causes this internal VREF to change more slowly. The DAC Settle[1:0] bits change the filter time constant as follows:

DAC Settle [1:0]	Typical Filter Time Constant
00	6 μs
01	10 μs
10	15 μs
11	25 μs

The power-up default value of the DAC Settle[1:0] bits is 11.

Internal Mode: This bit can be interrogated to discover whether the chip is running in EXT Mode (using external resistor dividers to VFB terminal to set the output voltage) or INT Mode (using codes set in Output Voltage register to set the output voltage). Further, it can be set by the user to force either Internal or External mode. Writing a valid value to a VOUT register always sets *External* to 1 on the corresponding regulator.

In default, the TPS56X20 will start up into external mode and the output voltage is set by VFB with divider resistors. If starting up into internal VID mode is desired, the input voltage should be applied first, write Internal Mode bit to "1" the next, then enable the device by EN terminal or EN bit.

Current Limit [2:0]: Set the low-side valley current limit threshold for the regulator. Power-up default setting is [111].

	TPS56520	TPS56720	TPS56920	TPS56C20	
Current Limit [2:0]	Typical Current Limit	Typical Current Limit	Typical Current Limit	Typical Current Limit	Units
000	1.72	3	3.8	5.08	Amps
001	2.28	3.6	4.76	6.16	Amps
010	2.88	4.58	5.8	7.68	Amps
011	3.44	5.52	6.88	9.12	Amps
100	4.32	6.68	8.52	11.16	Amps
101	5.32	8.24	10.32	13.44	Amps
110	6.4	9.92	12.52	16.24	Amps
111	7.84	12.12	15.16	19.76	Amps

PGOOD Delay [1:0]: Especially for low load currents, large jumps in the I²C-controlled VOUT setting may have a long settling time compared to the UV/OV thresholds. If this happens, it will cause the PGOOD signal to temporarily indicate a fault condition. If this is not the desired behavior, it is possible to “blank” the PGOOD being pulled down for some number of μ S according to the table below.

PGOOD Delay [1:0]	FUNCTION
00	Set delay from PGOOD fault to PGOOD terminal pulldown to 0 μ S
01	Set delay from PGOOD fault to PGOOD terminal pulldown to 6.6 μ S
10	Set delay from PGOOD fault to PGOOD terminal pulldown to 13.2 μ S
11	Set delay from PGOOD fault to PGOOD terminal pulldown to 26.4 μ S (Default)

On power-up, the delay defaults to 26.4 μ S. The user can reset the blanking time using these codes at any time without affecting any other device behavior.

8.6.5 Latchoff

Latchoff turns the output voltage off in the event of an overvoltage or undervoltage condition. V_{OUT} will not be enabled again until the EN terminal or EN bit is cycled. By default Latchoff Mode is disabled, but overvoltage protection (OVP) and undervoltage protection (UVP) Latchoff Modes can be enabled by setting the OVP and UVP Latchoff Mode Off bits to zero. Power cycling Vin will reset these bits to their default values. If either Latchoff Mode is enabled, Hiccup Mode On should be disabled.

Table 5. Design Example

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4.5V to 17V
Output voltage	1.1V
Transient response, 3A-9A load step	$\Delta V_{OUT} = \pm 5\%$
Output voltage ripple	25mV
Input ripple voltage	400mA
Output current rating	12A
Operating Frequency	500kHz

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB terminal. It is recommended to use 1% tolerance or better divider resistors. Start by using [Equation 3](#) to calculate V_{OUT} .

To improve efficiency at light loads consider using larger value resistors, high resistance is more susceptible to noise, and the voltage errors from the VFB input current are more noticeable.

$$V_{OUT} = 0.6 \times \left(1 + \frac{R5}{R6} \right) \quad (3)$$

9.2.1.2.1.1 Output Filter Selection

The output filter used with the TPS56X20 is an LC circuit. This LC filter has double pole at:

$$F_P = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}} \quad (4)$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS56X20. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to –20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of [Equation 4](#) is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in [Table 6](#).

Table 6. Recommended Component Values

Output Voltage (V)	R5 (kΩ)	R6 (kΩ)	C8 (pF)	L1 (μH)	C7 (μF)
1	14.7	22	DNP	1.0-2.2	44-100
1.1	18.2	22	DNP	1.0-2.2	44-100
1.2	22	22	DNP	1.0-2.2	44-100
1.5	33	22	DNP	1.0-2.2	44-100
1.8	44.2	22	DNP	1.0-2.2	44-100

For higher output voltages additional phase boost can be achieved by adding a feed forward capacitor (C6) in parallel with R5.

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using [Equation 5](#), [Equation 6](#) and [Equation 7](#). The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 500 kHz for f_{SW} .

Use 500 kHz for f_{SW} . Make sure the chosen inductor is rated for the peak current of [Equation 6](#) and the RMS current of [Equation 7](#).

$$I_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}} \quad (5)$$

$$I_{\text{PEAK}} = I_O + \frac{I_{\text{P-P}}}{2} \quad (6)$$

$$I_{\text{LO(RMS)}} = \sqrt{I_O^2 + \frac{1}{12} I_{\text{P-P}}^2} \quad (7)$$

The capacitor value and ESR determines the amount of output voltage ripple. The TPS56X20 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 44µF to 100µF. Use Equation 8 to determine the required RMS current rating for the output capacitor.

$$I_{\text{Co(RMS)}} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{\sqrt{12} \times V_{\text{IN}} \times L_O \times f_{\text{SW}}} \quad (8)$$

9.2.1.2.2 Input Capacitor Selection

The TPS56X20 requires an input decoupling capacitor and a bulk capacitor depending on the application. A ceramic capacitor of 20µF or above is recommended for the decoupling capacitors from PVIN to PGND. Additionally, a 4.7 µF ceramic capacitor from VIN to GND is also recommended. The capacitors voltage rating needs to be greater than the maximum input voltage.

9.2.1.2.3 Bootstrap Capacitor Selection

The 0.1 µF ceramic capacitors must be connected between the VBST to SW terminals for proper operation. It is recommended to use ceramic capacitors with a dielectric of X5R or better.

9.2.1.2.4 VREG5 Capacitor Selection

For the TPS56920/720/520, a 2.2 µF ceramic capacitor must be connected between the VREG5 to GND terminals for proper operation.

9.2.2 TPS56520, TPS56720 and TPS56920 Application Performance Curves

$V_{\text{IN}} = 12 \text{ V}$, $V_{\text{OUT}} = 1.0 \text{ V}$, $T_a = 25^\circ\text{C}$, unless otherwise specified.




Figure 32. TPS56520 Efficiency




Figure 33. TPS56520 Eco-mode™ Efficiency




Figure 34. TPS56520 Load Regulation




Figure 35. TPS56520 Load Regulation with Eco-mode™




Figure 36. TPS56520 Line Regulation




Figure 37. TPS56720 Efficiency




Figure 38. TPS56720 Eco-mode™ Efficiency




Figure 39. TPS56720 Load Regulation




Figure 40. TPS56720 Load Regulation with Eco-mode™




Figure 41. TPS56720 Line Regulation




Figure 42. TPS56920 Efficiency




Figure 43. TPS56920 Eco-mode™ Efficiency




Figure 44. TPS56920 Load Regulation




Figure 45. TPS56520 Load Regulation with Eco-mode™




Figure 46. TPS56920 Line Regulation




Figure 47. TPS56920 Transient Response




Figure 48. TPS56920 Input Voltage Ripple




Figure 49. TPS56920 Output Voltage Ripple









Figure 50. TPS56920 Start Up Relative to V_{IN}


Figure 52. TPS56C20 Efficiency

Figure 53. TPS56C20 Eco-mode™ Efficiency

Figure 54. TPS56C20 Load Regulation

Figure 55. TPS56C20 Load Regulation with Eco-mode™

Figure 56. TPS56C20 Line Regulation

10 Power Supply Recommendations

The devices are designed to operate from an input supply range between 4.5 V and 17 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS56X20 device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

11 Layout

11.1 Layout Guidelines

1. Keep the input switching current loop as small as possible. And avoid the input switching current through thermal Pad.
2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback terminal of the device.
3. Keep analog and non-switching components away from switching components.
4. Make a single point connection from the signal ground to power ground.
5. Do not allow switching current to flow under the device.
6. Keep the pattern lines for VIN and PGND broad.
7. Exposed pad of device must be connected to PGND with solder.
8. VREG5 capacitor should be placed near the device, and connected to GND.
9. Output capacitor should be connected to a broad pattern of the PGND.
10. Voltage feedback loop should be as short as possible, and preferably with ground shield.
11. Kelvin connections should be brought from the output to the feedback terminal of the device.
12. Providing sufficient via is preferable for VIN, SW and PGND connection.
13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
14. Input capacitors should be placed as near as possible to the device.
15. The topside and the bottom side of the PCB should be filled with as much ground plane as possible that has an uninterrupted heat flow path. The ground plane should be made as large as possible. The PVIN cap should connect to PGND and the VIN cap should connect to GND.

11.2 Layout Example




Figure 57. TPS56X20 Board Layout

12 器件和文档支持

12.1 器件支持

12.1.1 开发支持

要获得 TPS56C20 Pspice 模型，请访问 www.ti.com.cn/product/cn/tps56x20。

要获得 TPS56920 Pspice 模型，请访问 www.ti.com.cn/product/cn/tps56x20。

要获得 TPS56720 Pspice 模型，请访问 www.ti.com.cn/product/cn/tps56x20。

要获得 TPS56520 Pspice 模型，请访问 www.ti.com.cn/product/cn/tps56x20。

12.2 文档支持

12.2.1 相关文档

《TPS56X20-614, 12A, SWIFT™ 稳压器评估模块用户指南》，[SBAU227](#)

12.3 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件以及申请样片或购买产品的快速访问链接。

表 7. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具和软件	支持和社区
TPS56C20	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS56920	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS56720	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS56520	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.4 商标

D-CAP2, Eco-mode, PowerPAD are trademarks of Texas Instruments.

12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS56520PWP	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56520
TPS56520PWP.A	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56520
TPS56520PWPR	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56520
TPS56520PWPR.A	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56520
TPS56720PWP	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56720
TPS56720PWP.A	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56720
TPS56720PWPR	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56720
TPS56720PWPR.A	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56720
TPS56920PWP	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56920
TPS56920PWP.A	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56920
TPS56920PWP.B	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56920
TPS56920PWPG4	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56920
TPS56920PWPG4.A	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56920
TPS56920PWPG4.B	Active	Production	HTSSOP (PWP) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56920
TPS56920PWPR	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56920
TPS56920PWPR.A	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56920
TPS56920PWPR.B	Active	Production	HTSSOP (PWP) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56920
TPS56C20PWP	Active	Production	HTSSOP (PWP) 24	60 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56C20
TPS56C20PWP.A	Active	Production	HTSSOP (PWP) 24	60 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56C20
TPS56C20PWPR	Active	Production	HTSSOP (PWP) 24	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56C20
TPS56C20PWPR.A	Active	Production	HTSSOP (PWP) 24	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	56C20

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS56520PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS56720PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS56920PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS56C20PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS56520PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS56720PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS56920PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TPS56C20PWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPS56520PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS56520PWP.A	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS56720PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS56720PWP.A	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS56920PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS56920PWP.A	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS56920PWP.B	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS56920PWPG4	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS56920PWPG4.A	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS56920PWPG4.B	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS56C20PWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
TPS56C20PWP.A	PWP	HTSSOP	24	60	530	10.2	3600	3.5

GENERIC PACKAGE VIEW


PWP 24

PowerPAD™ TSSOP - 1.2 mm max height

4.4 x 7.6, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4224742/B

PWP0024G

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4230838/A 05/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0024G

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.64 X 5.52
0.125	2.36 X 4.94 (SHOWN)
0.15	2.15 X 4.51
0.175	1.99 X 4.18

4230838/A 05/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


PWP 20

HTSSOP - 1.2 mm max height

6.5 x 4.4, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224669/A


PWP0020N



PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4218982/B 12/2023

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT


PWP0020N

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4218982/B 12/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0020N

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.74 X 3.58
0.125	2.5 X 3.2 (SHOWN)
0.15	2.24 X 2.92
0.175	2.07 X 2.70

4218982/B 12/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



PowerPAD™ TSSOP - 1.2 mm max height

Technical drawing of a 20-pin micro connector. The drawing includes a top view, a side view, and a detail view (DETAIL A).

Top View Dimensions:

- Overall width: 6.6 TYP, 6.2
- Pin pitch: 0.65 (18X), 5.85 (2X)
- Pin 1 Index Area: 4.5, 4.3
- Pin 11 location: 20X 0.30, 0.17
- Pin 20 location: 0.1 (M), C, A, B
- Pin 10 location: 6.6, 6.4, NOTE 3
- Pin 1 location: 2.79, 2.24
- Pin 21 location: 3.64, 2.94
- Pin 20 location: 2.0
- Pin 11 location: 1.1
- Pin 10 location: 1.0
- Pin 1 location: 1.0

Side View Dimensions:

- Seating Plane: 0.1 (C)
- Pin 1 location: 4X (0°-12°)

DETAIL A (Typical):

- Pin 1 location: 0.25 (GAGE PLANE), 0.75, 0.50
- Pin 20 location: 1.2 MAX, 0.15, 0.05
- Pin 1 location: 0°-8°

Other Callouts:

- SEE DETAIL A
- (0.15) TYP
- 2X 0.7 MAX, NOTE 5
- 2X 0.27 MAX, NOTE 5
- THERMAL PAD


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.


PWP0020W

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4231145/A 08/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0020W

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.12 X 4.07
0.125	2.79 X 3.64 (SHOWN)
0.15	2.55 X 3.32
0.175	2.36 X 3.08

4231145/A 08/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月