









TPS5420

ZHCSQS5F - APRIL 2006 - REVISED JANUARY 2024

TPS5420 2A 宽输入范围降压转换器

1 特性

- 宽泛的输入电压: 5.5V 至 36V
- 高达 2A 的连续(3A 峰值)输出电流
- 通过 110mΩ 集成式 MOSFET 开关实现高达 95% 的高效率
- 宽输出电压范围:可调节为低至 1.22V,初始精度 为 1.5%
- 内部补偿可最大限度减少外部器件数量
- 适用于小型滤波器尺寸的固定 500kHz 开关频率
- 通过输入电压前馈改进线路稳压和瞬态响应
- 系统受过流限制、过压保护和热关断的保护
- -40°C 至 125°C 的工作结温范围
- 采用小型 8 引脚 SOIC 封装

2 应用


- 消费类电子:机顶盒、DVD、LCD显示屏
- 工业用和车载音频电源
- 电池充电器、大功率 LED 电源
- 12V/24V 分布式电源系统

3 说明


TPS5420 是一款高输出电流的 PWM 转换器,集成了 低电阻高侧 N 沟道 MOSFET。具有所列特性的基板上 还包括高性能电压误差放大器 (可在瞬态条件下提供高 稳压精度)、欠压锁定电路(用于防止在输入电压达到 5.5V 前启动)、内部设置的慢启动电路(用于限制浪 涌电流)以及电压前馈电路(用于改进瞬态响应)。通 过使用 ENA 引脚,关断电源电流通常可减少到 18μA。其他特性包括高电平有效使能端、过流限制、 过压保护和热关断。为降低设计复杂性并减少外部元件 数量, TPS5420 反馈环路进行了内部补偿。

TPS5420 器件采用易于使用的 8 引脚 SOIC 封装。TI 提供评估模块和 Designer 软件工具,协助快速实现高 性能电源设计,满足迫切的设备开发周期要求。

Simplified Schematic



Efficiency vs Output Current



English Data Sheet: SLVS642



4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

 $\label{eq:copyright} \mbox{ @ 2024 Texas Instruments Incorporated} \\ \mbox{ Product Folder Links: } \textit{TPS5420}$



Table of Contents

1 特性	1 7.3 Recommended Operating Conditions	5
2 应用	· · · · · · · · · · · · · · · · · · ·	
3 说明		<mark>6</mark>
4 静电放电警告	707	7
5 Ordering Information	O A collection to force of the	
6 Pin Assignments	0.1 Functional Block Disgram	9
6.1 Terminal Functions	0.0 Detailed Description	9
7 Specifications	0 2 Advanced Information	20
7.1 Absolute Maximum Ratings		<mark>22</mark>
7.2 ESD Ratings	0 Davisian Listany	24

5 Ordering Information

T _J	T _J INPUT VOLTAGE		PACKAGE ⁽²⁾	PART NUMBER	
- 40°C to 125°C	5.5 V to 36 V	Adjustable to 1.22 V	SOIC (D) ⁽¹⁾	TPS5420D	

- 1) The D package is available taped and reeled. Add an R suffix to the device type (i.e., TPS5420DR).
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Product Folder Links: TPS5420



6 Pin Assignments




图 6-1. D PACKAGE (TOP VIEW)

6.1 Terminal Functions

TERMINAL		DESCRIPTION
NAME	NO.	DESCRIPTION
воот	1	Boost capacitor for the high-side FET gate driver. Connect 0.01 µF low ESR capacitor from BOOT pin to PH pin.
NC	2, 3	Not connected internally.
VSENSE	4	Feedback voltage for the regulator. Connect to output voltage divider.
ENA	5	On/off control. Below 0.5 V, the device stops switching. Float the pin to enable.
GND	6	Ground.
VIN	7	Input supply voltage. Bypass VIN pin to GND pin close to device package with a high quality, low ESR ceramic capacitor.
PH	8	Source of the high side power MOSFET. Connected to external inductor and diode.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

7 Specifications

7.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Input voltage	VIN ⁽²⁾ to GND	- 0.3	40	V
Input voltage	ENA to GND	- 0.3	7	V
Input voltage	VSENSE to GND	- 0.3	3	V
Output voltage	BOOT to PH	- 0.3	6	V
Output voltage	BOOT to GND	- 0.3		V
Output voltage	PH to GND, (Steady-state) ⁽²⁾	- 0.6	40	V
Output voltage	PH to GND, (transient < 10ns)	- 1.2		V
Source current	PH		Internally Limited	
Source current	PH Leakage current		10	μΑ
TJ	Operating virtual junction temperature	- 40	150	°C
T _{stg}	Storage temperature	- 65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Input voltage	Input voltage range	5.5	36	V
T _J	Operating junction temperature	-40	125	°C

7.4 Thermal Information

Copyright © 2024 Texas Instruments Incorporated

	TPS5420	
THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
	8 PINs	
Junction-to-ambient thermal resistance (Custom Board) ⁽²⁾	75	°C/W
Junction-to-ambient thermal resistance (JESD 51-7)	106	°C/W
Junction-to-case (top) thermal resistance	54	°C/W
Junction-to-board thermal resistance	55	°C/W
Junction-to-top characterization parameter	15	°C/W
Junction-to-board characterization parameter	56	°C/W
	Junction-to-ambient thermal resistance (Custom Board) ⁽²⁾ Junction-to-ambient thermal resistance (JESD 51-7) Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter	THERMAL METRIC ⁽¹⁾ D (SOIC) 8 PINs Junction-to-ambient thermal resistance (Custom Board) ⁽²⁾ 75 Junction-to-ambient thermal resistance (JESD 51-7) 106 Junction-to-case (top) thermal resistance 54 Junction-to-board thermal resistance 55 Junction-to-top characterization parameter 15

Product Folder Links: TPS5420

提交文档反馈

⁽²⁾ Approaching the absolute maximum rating for the VIN pin may cause the voltage on the PH pin to exceed the absolute maximum rating.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



		TPS5420	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
		8 PINs	
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- 1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics
- (2) Refer to the TPS5420's EVM User's Guide for board layout and additional information. For thermal design information please see the Maximum Ambient Temperature section.

7.5 Electrical Characteristics

T_J = -40°C to +125°C, V_{IN} = 5.5 V to 36 V. Typical values are at T_J = 25°C and V_{IN} = 12 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTA	GE (VIN PIN)				<u>'</u>	
I _{Q(VIN)}	VIN quiescent current	Non-switching, V _{SENSE} = 2 V, PH pin open		2	4.4	mA
I _{SD(VIN)} VIN shutdown supply current		Shutdown, ENA = 0 V		15	50	μA
UVLO						
VIN _{UVLO(R)}	VIN UVLO rising threshold	V _{VIN} rising		5.3	5.5	V
VIN _{UVLO(H)}	VIN UVLO hysteresis			0.35		V
VOLTAGE REFE	RENCE					
V _{FB}	FB voltage	T _J = 25°C	1.202	1.221	1.239	V
V _{FB}	FB voltage	T _J = -40°C to 125°C	1.196	1.221	1.245	V
OSCILLATOR					'	
f _{SW}	Switching frequency		400	500	600	kHz
t _{ON(min)}	Minimum ON pulse width			150	200	ns
D _{MAX}	Maximum Duty Cycle	f _{SW} = 500kHz	85%	89%		
ENABLE (ENA	PIN)					
V _{EN(R)}	ENA voltage rising threshold				1.3	V
V _{EN(F)}	ENA voltage falling threshold		0.5			V
V _{EN(H)}	ENA voltage hysteresis			325		mV
t _{SS}	Internal slow-start time (0~100%)		6.6	8	10	ms
OVERCURREN [*]	T PROTECTION					
I _{HS(OC)}	High-side peak current limit		3	4	5	Α
	Hiccup time before re-start		13	16	20	ms
OUTPUT MOSF	ET					
R _{DSON(HS)}	High-side MOSFET on-resistance	V _{IN} = 12 V, V _{BOOT-SW} = 4.5 V		100	230	mΩ
R _{DSON(HS)}	High-side MOSFET on-resistance	V _{IN} = 5.5 V, V _{BOOT-SW} = 4.0 V		125		mΩ
THERMAL SHU	TDOWN					
T _{J(SD)}	Thermal shutdown threshold (1)	Temperature rising	135	162		°C
T _{J(HYS)}	Thermal shutdown hysteresis (1)			14		°C

(1) Parameter specified by design, statistical analysis and production testing of correlated parameters. Not production tested.

 ${\it Copyright @ 2024 Texas Instruments Incorporated} \\ {\it Product Folder Links: $\it TPS5420$}$

7.6 Typical Characteristics




图 7-1. OSCILLATOR FREQUENCY vs JUNCTION **TEMPERATURE**




图 7-2. OPERATING QUIESCENT CURRENT vsJUNCTION **TEMPERATURE**




图 7-3. MINIMUM CONTROLLABLE ON TIME vsJUNCTION **TEMPERATURE**




图 7-4. VOLTAGE REFERENCE vsJUNCTION TEMPERATURE




图 7-5. ON STATE RESISTANCE vsJUNCTION TEMPERATURE





图 7-6. INTERNAL SLOW START TIME vsJUNCTION **TEMPERATURE**

提交文档反馈

English Data Sheet: SLVS642



7.6 Typical Characteristics (continued)






图 7-8. MINIMUM CONTROLLABLE DUTY RATIO vs JUNCTION TEMPERATURE

提交文档反馈

Copyright © 2024 Texas Instruments Incorporated

提


8

Product Folder Links: TPS5420



8 Application Information

8.1 Functional Block Diagram



8.2 Detailed Description

8.2.1 Oscillator Frequency

The internal free running oscillator sets the PWM switching frequency at 500 kHz. The 500 kHz switching frequency allows less output inductance for the same output ripple requirement resulting in a smaller output inductor.

8.2.2 Voltage Reference

The voltage reference system produces a precision reference signal by scaling the output of a temperature stable bandgap circuit. The bandgap and scaling circuits are trimmed during production testing to an output of 1.221 V at room temperature.

8.2.3 Enable (ENA) and Internal Slow Start

The ENA pin provides electrical on/off control of the regulator. Once the ENA pin voltage exceeds the threshold voltage, the regulator starts operation and the internal slow start begins to ramp. If the ENA pin voltage is pulled below the threshold voltage, the regulator stops switching and the internal slow start resets. Connecting the pin to ground or to any voltage less than 0.5~V disables the regulator and activate the shutdown mode. The quiescent current of the TPS5420 in shutdown mode is typically $18~\mu$ A.

The ENA pin has an internal pullup current source, allowing the user to float the ENA pin. If an application requires controlling the ENA pin, use open drain or open collector output logic to interface with the pin. To limit

Product Folder Links: TPS5420

提交文档反馈

9

the start-up inrush current, an internal slow start circuit is used to ramp up the reference voltage from 0 V to its final value linearly. The internal slow start time is 8 ms typically.

8.2.4 Undervoltage Lockout (UVLO)

The TPS5420 incorporates an undervoltage lockout circuit to keep the device disabled when VIN (the input voltage) is below the UVLO start voltage threshold. During power up, internal circuits are held inactive and the internal slow start is grounded until VIN exceeds the UVLO start threshold voltage. Once the UVLO start threshold voltage is reached, the internal slow start is released and device start-up begins. The device operates until VIN falls below the UVLO stop threshold voltage. The typical hysteresis in the UVLO comparator is 330 mV.

8.2.5 Boost Capacitor (BOOT)

Connect a 0.01 $\,\mu$ F low-ESR ceramic capacitor between the BOOT pin and PH pin. This capacitor provides the gate drive voltage for the high-side MOSFET. X7R or X5R grade dielectrics are recommended due to their stable values over temperature.

8.2.6 Output Feedback (VSENSE)

The output voltage of the regulator is set by feeding back the center point voltage of an external resistor divider network to the VSENSE pin. In steady-state operation, the VSENSE pin voltage should be equal to the voltage reference 1.221 V.

8.2.7 Internal Compensation

The TPS5420 implements internal compensation to simplify the regulator design. Since the TPS5420 uses voltage mode control, a type 3 compensation network has been designed on chip to provide a high crossover frequency and a high phase margin for good stability. See the *Internal Compensation Network* in the applications section for more details.

8.2.8 Voltage Feed Forward

The internal voltage feed forward provides a constant DC power stage gain despite any variations with the input voltage. This greatly simplifies the stability analysis and improves the transient response. Voltage feed forward varies the peak ramp voltage inversely with the input voltage so that the modulator and power stage gain are constant at the feed forward gain, i.e.

Feed Forward Gain =
$$\frac{VIN}{Ramp_{pk-pk}}$$
 (1)

The typical feed forward gain of TPS5420 is 25.

8.2.9 Pulse-Width-Modulation (PWM) Control

The regulator employs a fixed frequency pulse-width-modulator (PWM) control method. First, the feedback voltage (VSENSE pin voltage) is compared to the constant voltage reference by the high gain error amplifier and compensation network to produce a error voltage. Then, the error voltage is compared to the ramp voltage by the PWM comparator. In this way, the error voltage magnitude is converted to a pulse width which is the duty cycle. Finally, the PWM output is fed into the gate drive circuit to control the on-time of the high-side MOSFET.

8.2.10 Overcurrent Limiting

Overcurrent limiting is implemented by sensing the drain-to-source voltage across the high-side MOSFET. The drain to source voltage is then compared to a voltage level representing the overcurrent threshold limit. If the drain-to-source voltage exceeds the overcurrent threshold limit, the overcurrent indicator is set true. The system will ignore the overcurrent indicator for the leading edge blanking time at the beginning of each cycle to avoid any turn-on noise glitches.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS5420*

Once overcurrent indicator is set true, overcurrent limiting is triggered. The high-side MOSFET is turned off for the rest of the cycle after a propagation delay. The overcurrent limiting scheme is called cycle-by-cycle current limiting.

Sometimes under serious overload conditions such as short-circuit, the overcurrent runaway may still happen when using cycle-by-cycle current limiting. A second mode of current limiting is used, i.e. hiccup mode overcurrent limiting. During hiccup mode overcurrent limiting, the voltage reference is grounded and the high-side MOSFET is turned off for the hiccup time. Once the hiccup time duration is complete, the regulator restarts under control of the slow start circuit.

8.2.11 Overvoltage Protection

The TPS5420 has an overvoltage protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions. The OVP circuit includes an overvoltage comparator to compare the VSENSE pin voltage and a threshold of 112.5% x VREF. Once the VSENSE pin voltage is higher than the threshold, the high-side MOSFET will be forced off. When the VSENSE pin voltage drops lower than the threshold, the high-side MOSFET will be enabled again.

8.2.12 Thermal Shutdown

The TPS5420 protects itself from overheating with an internal thermal shutdown circuit. If the junction temperature exceeds the thermal shutdown trip point, the voltage reference is grounded and the high-side MOSFET is turned off. The part is restarted under control of the slow start circuit automatically when the junction temperature drops 14°C below the thermal shutdown trip point.

8.2.13 PCB Layout

Connect a low ESR ceramic bypass capacitor to the VIN pin. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the TPS5420 ground pin. The best way to do this is to extend the top side ground area from under the device adjacent to the VIN trace, and place the bypass capacitor as close as possible to the VIN pin. The minimum recommended bypass capacitance is 4.7 $\,\mu$ F ceramic with a X5R or X7R dielectric.

There should be a ground area on the top layer directly underneath the IC to connect the GND pin of the device and the anode of the catch diode. The GND pin should be tied to the PCB ground by connecting it to the ground area under the device as shown in 88-1.

The PH pin should be routed to the output inductor, catch diode and boot capacitor. Since the PH connection is the switching node, the inductor should be located close to the PH pin, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The catch diode should also be placed close to the device to minimize the output current loop area. Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths. The component placements and connections shown work well, but other connection routings may also be effective.

Connect the output filter capacitor(s) as shown between the VOUT trace and GND. It is important to keep the loop formed by the PH pin, Lout, Cout and GND as small as is practical.

Connect the VOUT trace to the VSENSE pin using the resistor divider network to set the output voltage. Do not route this trace too close to the PH trace. Due to the size of the IC package and the device pinout, the trace may need to be routed under the output capacitor. The routing may be done on an alternate layer if a trace under the output capacitor is not desired.

If the grounding scheme shown is used via a connection to a different layer to route to the ENA pin.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: *TPS5420*

提交文档反馈

11






图 8-1. Design Layout

Product Folder Links: TPS5420

提交文档反馈

Copyright © 2024 Texas Instruments Incorporated

12





图 8-2. TPS5420 Land Pattern

8.2.14 Application Circuits

8-3 shows the schematic for a typical TPS5420 application. The TPS5420 can provide up to 2-A output current at a nominal output voltage of 5 V.



A. C3 = Tantalum AVX TPSD107M010R0080

图 8-3. Application Circuit, 10-V — 35 V to 5-V

8.2.15 Design Procedure

The following design procedure can be used to select component values for the TPS5420. Alternately, the Designer Software may be used to generate a complete design. The Designer Software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

To begin the design process, a few parameters must be determined. The designer must know the following:

- · Input voltage range
- · Output voltage
- Input ripple voltage
- · Output ripple voltage
- · Output current rating
- · Operating frequency

8.2.15.1 Design Parameters

For this design example, use the following as the input parameters:

DESIGN PARAMETER ⁽¹⁾	EXAMPLE VALUE		
Input voltage range	10 V to 36 V		
Output voltage	5 V		
Input ripple voltage	300 mV		
Output ripple voltage	30 mV		
Output current rating	2 A		
Operating frequency	500 kHz		

(1) As an additional constraint, the design is set up to be small size and low component height.

8.2.15.2 Switching Frequency

The switching frequency for the TPS5420 is internally set to 500 kHz. It is not possible to adjust the switching frequency.

8.2.15.3 Input Capacitors

The TPS5420 requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The recommended value for the decoupling capacitor is 10 $\,\mu$ F. A high quality ceramic type X5R or X7R is required. For some applications, a smaller value decoupling capacitor may be used, if the input voltage and current ripple ratings are not exceeded. The voltage rating must be greater than the maximum input voltage, including ripple. For this design, two 4.7 $\,\mu$ F capacitors, C1 and C4 are used to allow for smaller 1812 case size to be used while maintaining a 50 V rating.

This input ripple voltage can be approximated by 方程式 2:

$$\Delta V_{IN} = \frac{I_{OUT(MAX)} \times 0.25}{C_{BULK} \times f_{SW}} + \left(I_{OUT(MAX)} \times ESR_{MAX}\right)$$
(2)

Where $I_{OUT(MAX)}$ is the maximum load current, f_{SW} is the switching frequency, C_I is the input capacitor value and ESR_{MAX} is the maximum series resistance of the input capacitor.

The maximum RMS ripple current also needs to be checked. For worst case conditions, this is approximated by 方程式 3:

$$I_{CIN} = \frac{I_{OUT(MAX)}}{2} \tag{3}$$

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLVS642

In this example, the calculated input ripple voltage is 118 mV, and the RMS ripple current is 1.0 A. The maximum voltage across the input capacitors would be VIN max plus delta VIN/2. The chosen input decoupling capacitors are rated for 50 V, and the ripple current capacity for each is 3 A at 500 kHz, providing ample margin. The actual measured input ripple voltage may be larger than the calculated value due to the output impedance of the input voltage source and parasitics associated with the layout.

The maximum ratings for voltage and current are not to be exceeded under any circumstance.

Additionally, some bulk capacitance may be needed, especially if the TPS5420 circuit is not located within approximately 2 inches from the input voltage source. The value for this capacitor is not critical but it should be rated to handle the maximum input voltage including ripple voltage and should filter the output so that input ripple voltage is acceptable.

8.2.15.4 Output Filter Components

Two components need to be selected for the output filter, L1 and C2. Since the TPS5420 is an internally compensated device, a limited range of filter component types and values can be supported.

8.2.15.4.1 Inductor Selection

To calculate the minimum value of the output inductor, use 方程式 4:

$$L_{MIN} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(max)} \times K_{IND} \times I_{OUT} \times F_{SW} \times 0.8}$$
(4)

 K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. Three things need to be considered when determining the amount of ripple current in the inductor: the peak to peak ripple current affects the output ripple voltage amplitude, the ripple current affects the peak switch current, and the amount of ripple current determines at what point the circuit becomes discontinuous. For designs using the TPS5420, K_{IND} of 0.2 to 0.3 yields good results. Low output ripple voltages is obtained when paired with the proper output capacitor, the peak switch current is below the current limit set point, and low load currents can be sourced before discontinuous operation.

For this design example, use K_{IND} = 0.2, and the minimum inductor value is 27 $\,\mu$ H. The standard value used in this design is 33 $\,\mu$ H.

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS inductor current can be found from 方程式 5:

$$I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8} \right)^2}$$
(5)

and the peak inductor current can be determined using 方程式 6:

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times F_{SW}}$$
(6)

For this design, the RMS inductor current is 2.002 A, and the peak inductor current is 2.16 A. The chosen inductor is a Coilcraft MSS1260-333 type. The nominal inductance is 33 μ H. It has a saturation current rating of

Product Folder Links: TPS5420

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

15

2.2 A and a RMS current rating of 2.7 A, which meets the requirements. Inductor values for use with the TPS5420 are in the range of 10 $\,\mu$ H to 100 $\,\mu$ H.

8.2.15.4.2 Capacitor Selection

The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent series resistance (ESR). The dc voltage and ripple current ratings cannot be exceeded. The ESR is important because along with the inductor ripple current it determines the amount of output ripple voltage. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed loop crossover frequency of the design and LC corner frequency of the output filter. Due to the design of the internal compensation, it is recommended to keep the closed loop crossover frequency in the range 3 kHz to 30 kHz as this frequency range has adequate phase boost to allow for stable operation. For this design example, the intended closed loop crossover frequency is between 2590 Hz and 24 kHz, and below the ESR zero of the output capacitor. Under these conditions, the closed loop crossover frequency is related to the LC corner frequency as:

$$f_{CO} = \frac{f_{LC}^2}{85 \, V_{OUT}} \tag{7}$$

and the desired output capacitor value for the output filter to:

$$C_{OUT} = \frac{1}{3357 \times L_{OUT} \times f_{CO} \times V_{OUT}}$$
(8)

For a desired crossover of 18 kHz and a 33- μ H inductor, the calculated value for the output capacitor is 100 μ F. The capacitor type should be chosen so that the ESR zero is above the loop crossover. The maximum ESR is:

$$ESR_{MAX} = \frac{1}{2\pi \times C_{OUT} \times f_{CO}}$$
(9)

The maximum ESR of the output capacitor also determines the amount of output ripple as specified in the initial design parameters. The output ripple voltage is the inductor ripple current times the ESR of the output filter. Check that the maximum specified ESR as listed in the capacitor data sheet results in an acceptable output ripple voltage:

$$V_{PP}(MAX) = \frac{ESR_{MAX} \times V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{N_{C} \times V_{IN(MAX)} \times L_{OUT} \times F_{SW} \times 0.8}$$
(10)

Where:

 $\Delta\,V_{PP}$ is the desired peak-to-peak output ripple.

N_C is the number of parallel output capacitors.

F_{SW} is the switching frequency.

The minimum ESR of the output capacitor should also be considered. For a good phase margin, if the ESR is zero when the ESR is at its minimum, it should not be above the internal compensation poles at 24 kHz and 54 kHz.

The selected output capacitor must also be rated for a voltage greater than the desired output voltage plus one half the ripple voltage. Any derating amount must also be included. The maximum RMS ripple current in the output capacitor is given by 方程式 11:

Copyright © 2024 Texas Instruments Incorporated

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left[\frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} - F_{SW} \times 0.8 \times N_{C}} \right]$$
(11)

Where:

N_C is the number of output capacitors in parallel.

F_{SW} is the switching frequency.

For this design example, a single 100- μ F output capacitor is chosen for C3. The calculated RMS ripple current is 143 mA and the maximum ESR required is 88 m Ω . A capacitor that meets these requirements is a AVX TPSD107M010R0080, rated at 10 V with a maximum ESR of 80 m Ω and a ripple current rating of 1.369 A. This capacitor results in a peak-to-peak output ripple of 26 mV using equation 10. An additional small 0.1- μ F ceramic bypass capacitor may also used, but is not included in this design.

Other capacitor types can be used with the TPS5420, depending on the needs of the application.

8.2.15.5 Output Voltage Setpoint

The output voltage of the TPS5420 is set by a resistor divider (R1 and R2) from the output to the VSENSE pin. Calculate the R2 resistor value for the output voltage of 5 V using 方程式 12:

$$R2 = \frac{R1 \times 1.221}{V_{OUT} - 1.221}$$
 (12)

For any TPS5420 design, start with an R1 value of 10 k Ω . R2 is then 3.24 k Ω .

8.2.15.6 Boot Capacitor

The boot capacitor should be 0.01 $\,\mu$ F.

8.2.15.7 Catch Diode

The TPS5420 is designed to operate using an external catch diode between PH and GND. The selected diode must meet the absolute maximum ratings for the application: Reverse voltage must be higher than the maximum voltage at the PH pin, which is VINMAX + 0.5 V. Peak current must be greater than IOUTMAX plus on half the peak-to-peak inductor current. Forward voltage drop should be small for higher efficiencies. It is important to note that the catch diode conduction time is typically longer than the high-side FET on time; therefore, the diode parameters improve the overall efficiency. Additionally, check that the device chosen is capable of dissipating the power losses. For this design, a Diodes, Inc. B340A is chosen, with a reverse voltage of 40 V, forward current of 3 A, and a forward voltage drop of 0.5 V.


8.2.15.8 Additional Circuits

⊗ 8-4 shows an application circuit using a wide input voltage range. The design parameters are similar to those given for the design example, with a larger value output inductor and a lower closed loop crossover frequency.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈





A. C3 = Tantalum AVX TPSD107M010R0080

图 8-4. 10-V — 21-V Input to 5-V Output Application Circuit

8.2.15.9 Circuit Using Ceramic Output Filter Capacitors




图 8-5. Ceramic Output Filter Capacitors Circuit

8.2.15.10 Output Filter Component Selection

Using 方程式 11, the minimum inductor value is 17.9 µ H. A value of 18 µ H is chosen for this design.

When using ceramic output filer capacitors, the recommended LC resonant frequency should be no more than 7 kHz. Since the output inductor is already selected at 18 μ H, this limits the minimum output capacitor value to:

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS5420*

$$C_{O}(MIN) \ge \frac{1}{(2\pi \times 7000)^{2} \times L_{O}}$$
 (13)

The minimum capacitor value is calculated to be 29 µF. For this circuit a larger value of capacitor yields better transient response. Two 47 µF output capacitors are used for C3 and C4. It is important to note that the actual capacitance of ceramic capacitors decreases with applied voltage. In this example, the output voltage is set to 3.3 V, minimizing this effect.

8.2.15.11 External Compensation Network

When using ceramic output capacitors, additional circuitry is required to stabilize the closed loop system. For this circuit, the external components are R3, C5, C6, and C7. To determine the value of these components, first calculate the LC resonant frequency of the output filter:

$$F_{LC} = \frac{1}{2\pi \sqrt{L_O \times C_O (EFF)}}$$
(14)

For this example the effective resonant frequency is calculated as 4109 Hz

The network composed of R1, R2, R3, C5, C6, and C7 has two poles and two zeros that are used to tailor the overall response of the feedback network to accommodate the use of the ceramic output capacitors. The pole and zero locations are given by the following equations:

$$Fp1 = 500000 \times \frac{V_O}{F_{LC}}$$
 (15)

$$Fz1 = 0.7 \times F_{LC} \tag{16}$$

$$Fz2 = 2.5 \times F_{LC}$$
 (17)

The final pole is located at a frequency too high to be of concern. The second zero, Fz2 as defined by 方程式 17 uses 2.5 for the frequency multiplier. In some cases this may need to be slightly higher or lower. Values in the range of 2.3 to 2.7 work well. The values for R1 and R2 are fixed by the 3.3-V output voltage as calculated using 方程式 12. For this design R1 = 10 k Ω and R2 = 5.90 k Ω . With Fp1 = 426 Hz, Fz1 = 2708 Hz and Fz2 = 8898 Hz, the values of R3, C6 and C7 are determined using 方程式 18, 方程式 19, and 方程式 20:

$$C7 = \frac{1}{2\pi \times \text{Fp1} \times (\text{R1} || \text{R2})}$$
 (18)

$$R3 = \frac{1}{2\pi \times Fz1 \times C7} \tag{19}$$

$$C6 = \frac{1}{2\pi \times Fz2 \times R1}$$
 (20)

For this design, using the closest standard values, C7 is 0.1 μ F, R3 is 590 Ω , and C6 is 1800 pF. C5 is added to improve load regulation performance. It is effectively in parallel with C6 in the location of the second pole frequency, so it should be small in relationship to C6. C5 should be less the 1/10 the value of C6. For this example, 150 pF works well.

For additional information on external compensation of the TPS5420 or other wide voltage range devices, see SLVA237 Using TPS5410/20/30/31 With Aluminum/Ceramic Output Capacitors

Product Folder Links: TPS5420

Copyright © 2024 Texas Instruments Incorporated

19

8.3 Advanced Information

8.3.1 Output Voltage Limitations

Due to the internal design of the TPS5420, there are both upper and lower output voltage limits for any given input voltage. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 87% and is given by:

$$V_{OUTMAX} = 0.87 \times \left(\left(V_{INMIN} - I_{OMAX} \times 0.230 \right) + V_{D} \right) - \left(I_{OMAX} \times R_{L} \right) - V_{D}$$
(21)

Where:

V_{INMIN} = minimum input voltage

I_{OMAX} = maximum load current

 V_D = catch diode forward voltage.

R_I = output inductor series resistance.

This equation assumes maximum on resistance for the internal high side FET.

The lower limit is constrained by the minimum controllable on time which may be as high as 200 ns. The approximate minimum output voltage for a given input voltage and minimum load current is given by:

$$V_{OUTMIN} = 0.12 \times \left(\left(V_{INMAX} - I_{OMIN} \times 0.110 \right) + V_{D} \right) - \left(I_{OMIN} \times R_{L} \right) - V_{D}$$
(22)

Where:

V_{INMAX} = maximum input voltage

I_{OMIN} = minimum load current

 V_D = catch diode forward voltage.

 R_1 = output inductor series resistance.

This equation assumes nominal on resistance for the high side FET and accounts for worst case variation of operating frequency set point. Any design operating near the operational limits of the device should be checked to assure proper functionality.

8.3.2 Internal Compensation Network

The design equations given in the example circuit can be used to generate circuits using the TPS5420. These designs are based on certain assumptions, and always select output capacitors within a limited range of ESR values. If a different capacitor type is desired, it may be possible to fit one to the internal compensation of the TPS5420. 方程式 23 gives the nominal frequency response of the internal voltage-mode type III compensation network:

$$H(s) = \frac{\left(1 + \frac{s}{2\pi \times Fz1}\right) \times \left(1 + \frac{s}{2\pi \times Fz2}\right)}{\left(\frac{s}{2\pi \times Fp0}\right) \times \left(1 + \frac{s}{2\pi \times Fp1}\right) \times \left(1 + \frac{s}{2\pi \times Fp2}\right) \times \left(1 + \frac{s}{2\pi \times Fp3}\right)}$$
(23)

Product Folder Links: TPS5420

Where

Fp0 = 2165 Hz, Fz1 = 2170 Hz, Fz2 = 2590 Hz

Fp1 = 24 kHz, Fp2 = 54 kHz, Fp3 = 440 kHz



Fp3 represents the non-ideal parasitics effect.

Using this information along with the desired output voltage, feed forward gain and output filter characteristics, the closed loop transfer function can be derived.

8.3.3 Thermal Calculations

The following formulas show how to estimate the device power dissipation under continuous conduction mode operations. They should not be used if the device is working at light loads in the discontinuous conduction mode.

Conduction Loss: Pcon = I_{OUT} ² x R_{DS(on)} x V_{OUT} / V_{IN}

Switching Loss: Psw = V_{IN} x I_{OUT} x 0.01 Quiescent Current Loss: Pq = V_{IN} x 0.01

Total Loss: Ptot = Pcon + Psw + Pq

Given $T_A => Estimated Junction Temperature: T_J = T_A + Rth x Ptot$

Given T_{JMAX} = 125°C => Estimated Maximum Ambient Temperature: T_{AMAX} = T_{JMAX} - Rth x Ptot

提交文档反馈


21

Product Folder Links: TPS5420 English Data Sheet: SLVS642



8.4 Performance Graphs

The performance graphs in \boxtimes 8-6 - \boxtimes 8-12 are applicable to the circuit in \boxtimes 8-3. T_A = 25°C. unless otherwise specified.



Product Folder Links: *TPS5420*




图 8-10. Output Voltage Ripple and PH Node, $I_0 = 3$




图 8-11. Transient Response, lo Step 0.5 to 1.5 A




图 8-12. Startup Waveform, V_{IN} and V_{OUT}




图 8-13. Startup Waveform, ENA and V_{OUT}

23

Product Folder Links: TPS5420 English Data Sheet: SLVS642



9 Revision History

注:以前版本的页码可能与当前版本的页码不同

CI	nanges from Revision E (September 2013) to Revision F (January 2024)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	Updated to new format which does not include specific parameter names and does include min and max	X
	columns. TJ called out in header. Pin names are used rather than signal names. BOOT and PH voltage	
	now marked as output voltage. Footnotes updated and Note 2 removed	5
•	Changed BOOT to PH Absolute Maximum to 6 V maximum	5
•	Deleted Absolute Maximum BOOT to GND maximum voltage	5
•	Added ESD table	5
•	Added Recommended operating V _I input voltage	<mark>5</mark>
•	Updated footnotes to match current TI standards, replaced custom board specifications with EVM information JEDEC standard information	
•	Changed R $_{\theta}$ JC(top), R $_{\theta}$ JB, $_{\theta}$ JJ, $_{\theta}$ JB	
•	Added condition for typical specifications EC table's header, added parameter names, and used pin na	
	in parameter descriptions. Footnote added	
•	Updated the following test conditions: V _{FB} , D _{MAX} , and R _{DSON(HS)}	6
•	Updated the following typical specifications in the EC table: $I_{Q(VIN)}$, $I_{SD(VIN)}$, $VIN_{UVLO(H)}$, $V_{EN(H)}$, and	
	R _{DSON(HS)}	6
CI	nanges from Revision D (January 2013) to Revision E (September 2013)	Page
<u>•</u>	删除了数据表标题、特性和说明中的 SWIFT	1
CI	nanges from Revision C (October 2007) to Revision D (January 2013)	Page
	Replaced the DISSIPATION RATINGS with the THERMAL INFORMATION table	
_	Treplaced the Dissiliation traffings with the Tribitivial Information table	
CI	nanges from Revision B (November 2006) to Revision C (October 2007)	Page
-	· · · · · · · · · · · · · · · · · · ·	raye
•	Changed From: K_{IND} = 0.2, and the minimum inductor value is 31 μ H To: K_{IND} = 0.2, and the minimum inductor value is 27 μ H.	15

 $\label{eq:copyright @ 2024 Texas Instruments Incorporated}$ Product Folder Links: \$TP\$5420

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS5420D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(5420, TPS5420)
TPS5420D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(5420, TPS5420)
TPS5420DG4	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(5420, TPS5420)
TPS5420DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(5420, TPS5420)
TPS5420DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(5420, TPS5420)
TPS5420DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	(5420, TPS5420)

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 9-Nov-2025

OTHER QUALIFIED VERSIONS OF TPS5420:

Automotive: TPS5420-Q1

● Enhanced Product : TPS5420-EP

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO PI BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS5420DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS5420DR	SOIC	D	8	2500	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS5420D	D	SOIC	8	75	506.6	8	3940	4.32
TPS5420D.A	D	SOIC	8	75	506.6	8	3940	4.32
TPS5420DG4	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月