













TPS40192, TPS40193

ZHCSH96H - MARCH 2007 - REVISED MAY 2019

具有电源正常状态指示功能的 **TPS4019x 4.5V** 至 **18V** 输入、电压模式、同步降压控制器

1 特性

- 输入工作电压范围: 4.5V 至 18V
- 高达 20A 的输出电流
- 支持预偏置输出
- 0.5%, 591mV 基准
- 开关频率
 - TPS40192: 600kHz
 - TPS40193: 300kHz
- 三个可选的热补偿短路保护等级
- 可在故障条件下进行打嗝重启
- 内部 5V 稳压器
- 高侧与低侧 MOSFET 导通电阻 (R_{DS(on)}) 电流检测
- 10 引脚 3mm x 3mm SON 封装
- 内部 4ms 软启动时间
- 在 145°C 时实施热关断保护

2 应用

- 线缆调制解调器 CPE
- 数字机顶盒
- 显卡/音频卡
- 入门和中等规模服务器

3 说明

TPS40192 和 TPS40193 均为成本优化型同步降压控制器,输入工作电压范围为 4.5V 至 18V。这些控制器采用电压模式控制架构,具有 600kHz (TPS40192) 或300kHz (TPS40193) 的固定开关频率。由于更高的开关频率有利于使用较小的电感器和输出电容器,因此可实现紧凑型电源解决方案。自适应反交叉传导方案可用于避免功率 FET 出现直通电流。


短路检测是通过检测低侧 MOSFET (通电时)上的压降并将其与用户选择的 100mV、200mV 或 280mV 阀值进行比较来实现的。此阈值可通过从 COMP 连接到GND 的单个外部电阻器进行设置。在启动时即对该电阻器进行检测并锁存所选阈值。通过检测高侧MOSFET (通电时)上的电压并在压降上升超过550mV 固定阀值时终止周期来提供逐脉冲限流功能(以防止电流失控)。如果控制器检测到输出短路,则会关闭两个 MOSFET,并在达到超时时间后尝试重启。在持续故障条件下,此行为可实现有限的功率耗散。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS40192	VSON (10)	3.00mm × 3.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附

简化应用示意图



Copyright © 2016, Texas Instruments Incorporated

2

说明...... 1




Application and Implementation 15

_	
-	
Н	1
Н	~

4	修订历史记录	<mark>2</mark>	9	Power Supply Recommendations	23
5	Pin Configuration and Functions	3	10	Layout	
6	Specifications	4		10.1 Layout Guidelines	
	6.1 Absolute Maximum Ratings	4		10.2 Layout Examples	
	6.2 ESD Ratings	4	11	器件和文档支持	26
	6.3 Recommended Operating Conditions	4		11.1 器件支持	
	6.4 Thermal Information	4		11.2 文档支持	
	6.5 Electrical Characteristics	5		11.3 相关链接	
	6.6 Dissipation Ratings	6		11.4 接收文档更新通知	
	6.7 Typical Characteristics	<mark>7</mark>		11.5 社区资源	
7	Detailed Description	9		11.6 商标	
	7.1 Overview			11.7 静电放电警告	
	7.2 Functional Block Diagram	9		11.8 Glossary	
	7.3 Feature Description	9	12	机械、封装和可订购信息	27
	7.4 Device Functional Modes	14			
	修订历史记录 之前版本的页码可能与当前版本有所不同。				
	nges from Revision G (January 2019) to Rev				Page
• 1	又有编辑更改,无技术性修订。				1
• [nges from Revision F (November 2016) to Re Deleted last sentence in <i>Enable Functionality</i> 己删除 从表 6				
Char	nges from Revision E (May 2013) to Revision	n F			Page
	已添加 引脚配置和功能 部分、ESD 额定值 表、 局部分、器件和文档支持部分以及机械、封装和				
	nges from Revision D (July 2012) to Revision				Page
• A	Added clarity to Figure 15				15
• A	added note regarding high-resistance resistor				19
Char	nges from Revision C (August 2010) to Revis	sion D			Page
• 4	added text to the last paragraph in the Enable F	unctionality	section.		10
Char	nges from Revision B (September 2007) to R	Pavision C			Paga
	<u> </u>				Page
	Changed corrected label for pin 8				
• (Changed corrected waveform				11



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
воот	8	I	Gate drive voltage for the high-side N-channel MOSFET. A 100-nF typical capacitor must be connected between this pin and SW.		
BP5	6	0	Output bypass for the internal regulator. Connect a capacitor with a value of at least 1- μ F from this pin to GND. Larger capacitors (up to 4.7 μ F) can improve noise performance when using a low-side MOSFET with a gate charge of 25 nC or greater. Low power, low noise loads may be connected here if desired. The sum of the external load and the gate drive requirements must not exceed 50 mA. This regulator is turned off when ENABLE is pulled low.		
COMP	3	0	Output of the error amplifier.		
ENABLE	1	ı	Logic level input which starts or stops the controller from an external user command. A high-level turns the controller on. A weak internal pullup holds this pin high so that the pin may be left floating if this function is not used.		
FB	2	I	Inverting input to the error amplifier. In normal operation the voltage on this pin is equal to the internal reference voltage (591 mV typical)		
HDRV	10	0	Bootstrapped output for driving the gate of the high-side N-channel FET.		
LDRV	7	0	Output to the rectifier MOSFET gate		
PGD	5	0	Open drain power good output		
sw	9	I	Sense line for the adaptive anti-cross conduction circuitry. Serves as common connection for the flying high-side MOSFET driver		
VDD	4	I	Power input to the controller		
Thermal pa	ad	G	Common reference for the device. Connect to the system GND.		



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted (1)

		MIN	MAX	UNIT
	VDD, ENABLE	-0.3	20	
	SW	-5	25	
Input voltage	BOOT, HDRV	-0.3	30	V
	BOOT-SW, HDRV-SW (differential from BOOT or HDRV to SW)	-0.3	6	
	COMP, FB, BP5, LDRV, PGD	-0.3	6	
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stq}		-55	150	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Flootroototio	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{VDD}	Input voltage	4.5	18	V
T_J	Operating Junction temperature	-40	125	°C

6.4 Thermal Information

		TPS40192	
	THERMAL METRIC ⁽¹⁾	DRC (VSON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	46.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.8	°C/W
ΨЈΤ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

 $T_J = -40$ °C to 85°C, $V_{VDD} = 12 V_{dc}$, all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
		TEST CONDITIONS	3	MIN	IIF	IVIAA	UNIT
REFERENC	<u> </u>	000 4 T 4 0500		500	504	504	
V_{FB}	Feedback voltage range	0°C ≤ T _J ≤ 85°C		588	591	594	mV
INDUT CUD	DI V	-40°C ≤ T _J ≤ 85°C		585	591	594	
INPUT SUPI				4.5		40	V
V _{VDD}	Input voltage range	V 2.V		4.5	0.5	18	
I_{VDD}	Operating current	V _{ENABLE} = 3 V			2.5	4	mA
ON BOARD	REGULATOR	V _{ENABLE} = 0.6 V			45	70	μΑ
		V > 6 V < 10 mA		5.1	5.3	5.5	V
V _{5VBP}	Output voltage	$V_{VDD} > 6 \text{ V}, I_{5VBP} \le 10 \text{ mA}$ $V_{VDD} - V_{BP5}, V_{VDD} = 5 \text{ V}, I_{5VBP}$		5.1	5.5	5.5	v
V_{DO}	Regulator dropout voltage	$v_{VDD} - v_{BP5}$, $v_{VDD} = 5$ v, $v_{VDD} = 5$	BP5 ≥		350	550	mV
I _{SC}	Regulator current limit threshold			50			
I _{BP5}	Average current					50	mA
OSCILLATO	DR	1	U				
	0 :: 1: /	TP	S40193	240	300	360	
f _{SW}	Switching frequency	TP	S40192	500	600	700	kHz
V_{RMP}	Ramp amplitude ⁽¹⁾	1			1		V
PWM							
D _{MAX}	Maximum duty cycle ⁽¹⁾			85%			
t _{ON(min)}	Minimum controlled pulse ⁽¹⁾					110	
	Outside this and the define	HDRV off to LDRV on LDRV off to HDRV on			50		ns
t _{DEAD}	Output driver dead time			25			
SOFT STAR	T						-
t _{SS}	Soft-start time			3	4	6	
t _{SSDLY}	Soft-start delay time				2		ms
t _{REG}	Time to regulation				6		
ERROR AM	PLIFIER						-
GBWP	Gain bandwidth product ⁽¹⁾			7	10		MHz
A _{OL}	DC gain ⁽¹⁾			60			dB
I _{IB}	Input bias current (current out of FB pin)					100	nA
I _{EAOP}	Output source current	V _{FB} = 0 V		1			A
I _{EAOM}	Output sink current	V _{FB} = 2 V		1			mA
SHORT CIR	CUIT PROTECTION						
t _{PSS(min)}	Minimum pulse during short circuit ⁽¹⁾				250		20
t _{BLNK}	Blanking time ⁽¹⁾			60	90	120	ns
t _{OFF}	Off-time between restart attempts			30	50		ms
		$R_{COMP(GND)} = OPEN, T_J =$	25°C	160	200	240	
V_{ILIM}	Short circuit comparator threshold voltage	$R_{COMP(GND)} = 4 k\Omega, T_J = 2$	5°C	80	100	120	
		$R_{COMP(GND)} = 12 \text{ k}\Omega, T_{J} =$	25°C	228	280	342	mV
V _{ILIMH}	Short circuit threshold voltage on high- side MOSFET	T _J = 25°C		400	550	650	

⁽¹⁾ Specified by design. Not production tested.



Electrical Characteristics (continued)

 $T_J = -40$ °C to 85°C, $V_{VDD} = 12 V_{dc}$, all parameters at zero power dissipation (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT DRI	VERS				<u> </u>		
R _{HDHI}	High-side driver pullup resistance	V _{BOOT} - V _{SW} = 4.5 V, I _{HDRV} = -100		3	6		
R _{HDLO}	High-side driver pull-down resistance	V _{BOOT} - V _{SW} = 4.5 V, I _{HDRV} = 100 mA		1.5	3	Ω	
R _{LDHI}	Low-side driver pullup resistance	I _{LDRV} = -100 mA		2.5	5		
R _{LDLO}	Low-side driver pull-down resistance	I _{LDRV} = 100 mA		0.8	1.5		
t _{HRISE}	High-side driver rise time ⁽¹⁾			15	35		
t _{HFALL}	High-side driver fall time ⁽¹⁾	C 1 n F		10	25		
t _{LRISE}	Low-side driver rise time ⁽¹⁾	C _{LOAD} = 1 nF		15	35	ns	
t _{LFALL}	Low-side driver fall time ⁽¹⁾			10	25		
UVLO							
V _{UVLO}	Turn-on voltage		3.9	4.2	4.4	V	
UVLO _{HYST}	Hysteresis		700	800	900	mV	
SHUTDOWN					·		
V _{IH}	High-level input voltage, ENABLE			1.9	3	V	
V _{IL}	Low-level input votlage, ENABLE		0.6			V	
POWER GOO	DD				·		
V _{OV}	Feedback voltage limit for power good			650			
V _{UV}	Feedback voltage limit for power good			525		mV	
V _{PG_HYST}	Powergood hysteresis voltage at FB pin			30			
R _{PGD}	Pulldown resistance of PGD pin	V _{FB} = 0 V		7	50	Ω	
I _{PDGLK}	Leakage current	V _{FB} = 0 V		7	12	μΑ	
BOOT DIODE	<u> </u>						
V_{DFWD}	Bootstrap diode forward voltage	I _{BOOT} = 5 mA	0.5	0.8	1.2	V	
THERMAL SI	HUTDOWN						
T _{JSD}	Junction shutdown temperature ⁽¹⁾			145			
T _{JSDH}	Hysteresis ⁽¹⁾			20		°C	


6.6 Dissipation Ratings

PACKAGE	AIRFLOW (LFM)	R _{θJA} High-K Board ⁽¹⁾ (°C/W)	Power Rating (W) T _A = 25°C	Power Rating (W) T _A = 85°C
	0 (Natural Convection)	47.9	2.08	0.835
DRC	200	40.5	2.46	0.987
	400	38.2	2.61	1.04

⁽¹⁾ Ratings based on JEDEC High Thermal Conductivity (High K) Board. For more information on the test method, see TI Technical Brief SZZA017.




6.7 Typical Characteristics





Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The TPS40192 and TPS40193 devices are cost-optimized controllers providing all the necessary features to construct a high performance DC/DC converter while keeping costs to a minimum. Support for pre-biased outputs eliminates concerns about damaging sensitive loads during start-up. Strong gate drivers for the high-side and rectifier N-channel MOSFETs decrease switching losses for increased efficiency. Adaptive gate drive timing prevents shoot through and minimizes body diode conduction in the rectifier MOSFET, also increasing efficiency. Selectable short circuit protection thresholds and hiccup recovery from a short circuit increase design flexibility and minimize power dissipation in the event of a prolonged output fault. The dedicated ENABLE pin allows the converter to be placed in a very low quiescent current shutdown mode. Internally fixed switching frequency and soft-start time reduce external component count, simplifying design and layout, as well as reducing footprint and cost. The 3-mm × 3- mm package size also contributes to a reduced overall converter footprint.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Voltage Reference

The band gap cell is designed with a trimmed 591-mV output. The 0.5% tolerance on the reference voltage allows the user to design a very accurate power-supply.

7.3.2 Oscillator

The TPS40192 has a fixed internal switching frequency of 600 kHz. Tthe TPS40193 operates at a switching frequency of 300 kHz.



Feature Description (continued)

7.3.3 UVLO

When the input voltage is below the UVLO threshold, the device holds all gate drive outputs in the low (OFF) state. When the input rises above the UVLO threshold, and the ENABLE pin is above the turn ON threshold, the oscillator begins to operate and the start-up sequence is allowed to begin. The UVLO level is internally fixed at 4.2 V.

7.3.4 Enable Functionality

A dedicated ENABLE pin simplifies a user-level interface design where no multiplexed functions exist. Another benefit is a true low power shutdown mode of operation. When the ENABLE pin is pulled to GND, all unnecessary functions, including the BP5 regulator, are turned off, reducing the device supply (I_{DD}) current to 45- μ A. A functionally equivalent circuit of the enable circuitry shown in Figure 12.




Figure 12. Enable Pin Internal Circuitry

If the ENABLE pin is left floating, the chip starts automatically. The pin must be pulled to less than 600 mV to ensure that the TPS40192 and TPS40193 devices is in shutdown mode. Note that the ENABLE pin is relatively high impedance. Some applications generate enough nearby noise to cause the ENABLE pin to swing below the 600 mV threshold and give an erroneous shutdown commands to the rest of the device. There are two solutions to solve this problem.

- 1. Place a capacitor from ENABLE to GND. A side effect of this is to delay the start of the converter while the capacitor charges past the enable threshold
- 2. Place a resistor from VDD to ENABLE. This causes more current to flow in the shutdown mode, but does not delay converter start-up. If a resistor is used, the total current into the ENABLE pin should be limited to no more than 500 μ A.

The ENABLE pin is self-clamping. The clamp voltage can be as low as 1 V with a 1-k Ω ground impedance. Due to this self-clamping feature, the pullup impedance on the ENABLE pin should be selected to limit the sink current to less than 500 μ A. Driving the ENABLE pin with a low-impedance source voltage can result in damage to the device. Because of the self-clamping feature, it requires care when connecting multiple ENABLE pins together.



Feature Description (continued)

7.3.5 Start-Up Sequence and Timing

After input power is applied, the 5-V onboard regulator comes up. Once this regulator comes up, the device goes through a period where it samples the impedance at the COMP pin and determines the short circuit protection threshold voltage, by placing 400 mV on the COMP pin for approximately 1 ms. During this time, the current is measured and compared against internal thresholds to select the short circuit protection threshold. After this, the COMP pin is brought low for 1 ms. This ensures that the feedback loop is preconditioned at start-up and no sudden output rise occurs at the output of the converter when the converter is allowed to start switching. After these initial two milliseconds, the internal soft-start circuitry is engaged and the converter is allowed to start. See Figure 13.




Figure 13. Start-Up Sequence

7.3.6 Selecting the Short Circuit Current

A short circuit in the devices is detected by sensing the voltage drop across the low-side MOSFET when it is on, and across the high-side MOSFET when it is on. If the voltage drop across either MOSFET exceeds the short circuit threshold in any given switching cycle, a counter increments one count. If the voltage across the high-side MOSFET was higher that the short circuit threshold, that MOSFET is turned off early. If the voltage drop across either MOSFET does not exceed the short circuit threshold during a cycle, the counter is decremented for that cycle. If the counter fills up (a count of 7) a fault condition is declared and the drivers turn off both MOSFETs. After a timeout of approximately 50 ms, the controller attempts to restart. If a short circuit is still present at the output, the current quickly ramps up to the short circuit threshold and another fault condition is declared and the process of waiting for the 50 ms an attempting to restart repeats. The low-side threshold increases as the low-side on time decreases due to blanking time and comparator response time. See Figure 11 for changes in the threshold as the low-side MOSFET conduction time decreases.

These devices provide three selectable short circuit protection thresholds for the low-side MOSFET: 100 mV, 200 mV and 280 mV. The particular threshold is selected by connecting a resistor from COMP to GND. Table 1 shows the short circuit thresholds for corresponding resistors from COMP to GND. When designing the compensation for the feedback loop, remember that a low impedance compensation network combined with a long network time constant can cause the short circuit threshold setting to not be as expected. The time constant and impedance of the network connected from COMP to FB should be as in Equation 1 to ensure no interaction with the short circuit threshold setting.

(1)

(3)



Feature Description (continued)

$$\frac{0.4 \text{ V}}{\text{R1}} \times e^{\left(\frac{-t}{\text{R1} \times \text{C1}}\right)} < 10 \text{ } \mu\text{A}$$

where

- t is 1 ms, the sampling time of the short circuit threshold setting circuit
- R1 and C1 are the values of the components in Figure 14




Figure 14. Short Circuit Threshold Feedback Network

Table 1. Short Circuit Threshold Voltage Selection

COMPARATOR RESISTANCE R_{COMP} (k Ω)	CURRENT LIMIT THRESHOLD VOLTAGE (mV) V _{ILIM} (V)
12 ±10%	280
Open	200
4 ±10%	100

The range of short circuit current thresholds that can be expected is shown in Equation 2 and Equation 3.

$$I_{SCP (max)} = \frac{V_{ILIM (max)}}{R_{DS (on)min}}$$

$$I_{SCP (min)} = \frac{V_{ILIM (min)}}{R_{DS (on)max}}$$
(2)

where

- I_{SCP} is the short circuit current
- V_{ILIM} is the short circuit threshold for the low-side MOSFET
- R_{DS(on)} is the channel ON-resistance of the low-side MOSFET

Due to blanking time considerations, overcurrent threshold accuracy may fall off for duty cycle greater than 75% with the TPS40192, or 88% with the TPS40193. Specifically, the overcurrent comparator has only a very short time to sample the SW pin voltage under these conditions. As a result, the comparator may not have time to respond to voltages very near the threshold.

The short circuit protection threshold for the high-side MOSFET is fixed at 550 mV typical, 400 mV minimum. This threshold is in place to provide a maximum current output using pulse by pulse current limit in the case of a fault. The pulse terminates when the voltage drop across the high-side MOSFET exceeds the short circuit threshold. The maximum amount of current that can be specified to be sourced from a converter is found by Equation 4.

(4)



$$I_{OUT (max)} = \frac{V_{ILIM (min)}}{R_{DS (on)max}}$$

where

- I_{OUT(max)} is the maximum current that the converter is specified to source
- V_{ILIMH(min)} is the short circuit threshold for the high-side MOSFET (400 mV)
- R_{DS(on)max} is the maximum resistance of the high-side MOSFET

If the required current from the converter is greater than the calculated I_{OUT(max)}, a lower resistance high-side MOSFET must be chosen. Both the high-side and low-side thresholds use temperature compensation to approximate the change in resistance for a typical power MOSFET. This helps to counteract shifts in overcurrent thresholds as temperature increases. For this feature to be effective, the MOSFETs and the device must be well coupled thermally.

7.3.7 5-V Regulator

An on board 5-V regulator that allows the parts to operate from a single voltage feed. No separate 5-V feed to the part is required. This regulator needs to have a minimum of $1-\mu F$ of capacitance on the BP5 pin for stability. A ceramic capacitor is suggested for this purpose.

This regulator can also be used to supply power to nearby circuitry, eliminating the need for a separate LDO in some cases. If this pin is used for external loads, be aware that this is the power supply for the internals of the TPS40192 and TPS40193 devices. While efforts have been made to reduce sensitivity, any noise induced on this line has an adverse effect on the overall performance of the internal circuitry and shows up as increased pulse jitter, or skewed reference voltage. Also, when the device is disabled by pulling the EN pin low, this regulator is turned off and cannot supply power.

The amount of power available from this pin varies with the size of the power MOSFETs that the drivers must operate. Larger MOSFETs require more gate drive current and reduce the amount of power available on this pin for other tasks. The total current that this pin can draw from both the gate drive and external loads cannot exceed 50 mA. The device uses up to 4 mA from the regulator and the total gate drive current can be found from Equation 5.

For regulator stability, a $1-\mu F$ capacitor is required to be connected from BP5 to GND. In some applications using higher gate charge MOSFETs, a larger capacitor is required for noise suppression. For a total gate charge of both the high and low-side MOSFETs greater than 20 nC, a $2.2-\mu F$ or larger capacitor is recommended.

$$I_G = f_{SW} \times \left(Q_{G(high)} + Q_{G(low)}\right)$$

where

- I_G is the required gate drive current
- f_{SW} is the switching frequency (600 kHz for TPS40192, and 300 kHz for TPS40193)
- Q_{G(high)} is the gate charge requirement for the high-side MOSFET when V_{GS}= 5 V
- $Q_{G(low)}$ is the gate charge requirement for the low-side MOSFET when $V_{GS} = 5 \text{ V}$ (5)

7.3.8 Prebias Start-Up

The TPS40192 and TPS40193 devices contains a unique circuit to prevent current from being *pulled* from the output during start-up in the condition the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft-start becomes greater than feedback voltage [V_{FB}]), the controller slowly activates synchronous rectification by starting the first LDRV pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensures that the out voltage (V_{OUT}) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation with minimal disturbance to the output voltage. The amount of time from the start of switching until the low-side MOSFET is turned on for the full (1-D) interval is defined by 32 clock cycles.



7.3.9 Drivers

The drivers for the external HDRV and LDRV MOSFETs are capable of driving a gate-to-source voltage of 5 V. The LDRV driver switches between VDD and GND, while HDRV driver is referenced to SW and switches between BOOT and SW. The drivers have non-overlapping timing that is governed by an adaptive delay circuit to minimize body diode conduction in the synchronous rectifier. The drivers are capable of driving MOSFETS that are appropriate for a 15-A (TPS40192) or 20-A (TPS40193) converter.

7.3.10 Power Good

The TPS40192 and TPS40193 devices provides an indication that output power is good for the converter. This is an open drain signal and pulls low when any condition exists that would indicate that the output of the supply might be out of regulation. These conditions include:

- V_{FR} is more than ±10% from nominal
- · soft-start is active
- an undervoltage condition exists for the device
- · a short circuit condition has been detected
- die temperature is over (145°C)

NOTE

When there is no power to the device, PGOOD is not able to pull close to GND if an auxiliary supply is used for the power good indication. In this case, a built in resistor connected from drain to gate on the PGOOD pull down device makes the PGOOD pin look approximately like a diode to GND.

7.3.11 Thermal Shutdown

If the junction temperature of the device reaches the thermal shutdown limit of 145°C, the PWM and the oscillator are turned off and the HDRV pin and the LDRV pin are driven low, turning off both FETs. When the junction cools to the required level (125°C nominal), the PWM initiates soft start as during a normal power up cycle.

7.4 Device Functional Modes

7.4.1 Continuous Conduction Mode

The TPS40192 and TPS40193 devices devices operate in continuous conduction mode, regardless of the output current. Following the first 32 cycles, during which the low-side MOSFET on-time is slowly increased to prevent current sinking due to a pre-biased output, the high-side MOSFET and low-side MOSFET on-times are fully complementary.

7.4.2 Low-Quiescent Shutdown

When the ENABLE pin of the TPS40192, and TPS40193 devices is held below 0.6 V, the device enters a low quiescent current shutdown mode, drawing only 45 µA typically from the VDD pin.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

This example illustrates the design process and component selection for a 12 V to 1.8 V point-of-load synchronous buck regulator using the TPS40192. A definition of symbols used can be found in 表 7 of this data sheet.

8.2 Typical Application




Figure 15. TPS40192 Design Example Schematic



Typical Application (continued)

8.2.1 Design Requirements

The requirements for this design are summarized in Table 2.

Table 2. Design Requirements

	Parameter	Notes and Conditions	Min	Nom	Max	Units
Input Charac	cteristics					
V _{IN}	Input voltage		8	12	14	V
I _{IN}	Input current	V _{IN} = 8 V, I _{OUT} = 10 A		2.7	2.85	Α
	No load input current	V _{IN} = 8 V, I _{OUT} = 0 A		48	60	mA
VIN_UVLO	Input UVLO	0 A ≤ I _{OUT} ≤ 10 A	3.9	4.2	4.4	V
Output Char	acteristics					
V _{OUT}	Output voltage	V _{IN} = 12 V, I _{OUT} = 6 A		1.8		V
	Line regulation	8 V ≤ V _{IN} ≤ 14 V, I _{OUT} = 6 A			0.5%	
	Load regulation	V _{IN} = 12 V, 0 A ≤ I _{OUT} ≤ 10 A			0.5%	
V _{OUT(ripple)}	Output voltage ripple	V _{IN} = 12 V, I _{OUT} = 10 A			40	mVpp
I _{OUT}	Output current	8 V ≤ V _{IN} ≤ 14	0	6	10	Α
I _{OCP}	Output overcurrent inception point	V _{IN} = 12 V, VOUT = VOUT - 5%		19		Α
Transient Re	esponse		·		*	
ΔΙ	Load step	$0.75 \times I_{OUT(max)}$ to $0.25 \times I_{OUT(max)}$		5		Α
	Load slew rate			5		A/μsec
	Overshoot				50	mV
Systems Cha	aracteristics					
f _{SW}	Switching frequency		480	600	720	kHz
ηpk	Peak efficiency	V _{IN} = 8 V, 0 A ≤ I _{OUT} ≤ 10 A		89%		
η	Full-load efficiency	V _{IN} = 8 V, I _{OUT} ≤ 10 A		86%		
TJ	Operating temperature range	8 V ≤ V _{IN} ≤ 14 V, 0 A ≤ I _{OUT} ≤ 10 A	-40	25	60	°C

8.2.2 Detailed Design Procedure

8.2.2.1 Selecting the Switching Frequency

Choose a switching f_{SW} of 600 kHz to reduce the required inductor and capacitor sizes.

8.2.2.2 Inductor Selection

The inductor is typically sized for approximately 30% peak-to-peak ripple current (I_{RIPPLE}). Given this target ripple current, the required inductor size can be calculated by Equation 6.
$$L \approx \frac{V_{IN\,(max\,)} - V_{OUT}}{I_{RIPPLE}} \times \frac{V_{OUT}}{V_{IN\,(max\,)}} \times \frac{1}{f_{SW}} = \frac{14\,V - 1.8\,V}{0.3 \times 10\,A} \times \frac{1.8\,V}{14\,V} \times \frac{1}{600\,kHz} = 0.87\,\mu\text{H} \label{eq:Lindblad}$$
 (6)

A standard value of 1 µH is selected. Solving for IRIPPLE using an inductor value of 1 µH, results in 2.6-A peak-topeak ripple.

The RMS current through the inductor is approximated by Equation 7.

$$I_{L(rms)} = \sqrt{(I_{L(avg)})^2 + \frac{1}{12} \times (I_{RIPPLE})^2} = \sqrt{(I_{OUT})^2 + \frac{1}{12} \times (I_{RIPPLE})^2}$$

$$= \sqrt{(10 \text{ A})^2 + \frac{1}{12} \times (2.6 \text{ A})^2} \approx 10.03 \text{ A}$$
(7)

Using Equation 7, the maximum RMS current in the inductor is approximately 10.03 A



8.2.2.3 Output Capacitor Selection (C8)

The selection of the output capacitor is typically driven by the output transient response. The Equation 8 and Equation 9 overestimate the voltage deviation to account for delays in the loop bandwidth and can be used to determine the required output capacitance.

$$V_{\text{OVER}} < \frac{I_{\text{TRAN}}}{C_{\text{OUT}}} \times \Delta t = \frac{I_{\text{TRAN}}}{C_{\text{OUT}}} \times \frac{I_{\text{TRAN}} \times L}{V_{\text{OUT}}} = \frac{(I_{\text{TRAN}})^2 \times L}{V_{\text{OUT}} \times C_{\text{OUT}}}$$

$$V_{\text{UNDER}} < \frac{I_{\text{TRAN}}}{C_{\text{OUT}}} \times \Delta t = \frac{I_{\text{TRAN}}}{C_{\text{OUT}}} \times \frac{I_{\text{TRAN}} \times L}{(V_{\text{IN}} - V_{\text{OUT}})} = \frac{(I_{\text{TRAN}})^2 \times L}{(V_{\text{IN}} - V_{\text{OUT}}) \times C_{\text{OUT}}}$$
(8)

lf

- $V_{IN(min)} > 2 \times V_{OUT}$, use overshoot to calculate minimum output capacitance.
- $V_{IN(min)} < 2 \times V_{OUT}$, use undershoot to calculate minimum output capacitance. (9)

$$C_{OUT (min)} = \frac{\left(I_{TRAN (max)}\right)^2 \times L}{V_{OUT} \times V_{OVER}} = \frac{(4 \text{ A})^2 \times 1.0 \text{ } \mu\text{H}}{1.8 \text{ V} \times 50 \text{ mV}} = 178 \text{ } \mu\text{F}$$
(10)

With a minimum capacitance, the maximum allowable ESR is determined by the maximum ripple voltage and is approximated by Equation 11.

$$ESR_{MAX} < \frac{V_{RIPPLE (tot)} - V_{RIPPLE (cap)}}{C_{OUT}} = \frac{V_{RIPPLE (tot)} - \left(\frac{I_{RIPPLE}}{C_{OUT} \times f_{SW}}\right)}{I_{RIPPLE}}$$

$$= \frac{36 \text{ mV} - \left(\frac{2.6 \text{ A}}{178 \mu F \times 600 \text{ kHz}}\right)}{2.6 \text{ A}} = 4.4 \text{ m}\Omega$$
(11)

Two 1206 100- μ F, 6.3-V X5R ceramic capacitors are selected to provide more than 178- μ F of minimum capacitance and less than 4.4 m Ω of ESR (2.5 m Ω each).

8.2.2.4 Peak Current Rating of the Inductor

With output capacitance, it is possible to calculate the charge current during start-up and determine the minimum saturation current rating for the inductor. The start-up charging current is approximated by Equation 12.

$$I_{CHARGE} = \frac{V_{OUT} \times C_{OUT}}{t_{SS}} = \frac{1.8 \text{ V} \times 200 \text{ } \mu\text{F}}{3.0 \text{ ms}} = 120 \text{ mA}$$
 (12)

$$I_{L(peak)} = I_{OUT (max)} + \left(\frac{1}{2} \times I_{RIPPLE}\right) + I_{CHARGE} = 10 \text{ A} + \left(\frac{1}{2} \times 2.6 \text{ A}\right) + 120 \text{ mA} = 11.4 \text{ A}$$
 (13)

Table 3. Inductor Requirements

PARAMETER	SYMBOL	VALUE	UNITS
Inductance	٦	1	μН
RMS current (thermal rating)	I _{L(rms)}	10.03	^
Peak current (saturation rating)	I _{L(peak)}	11.4	А

A PG0083.102 1- μ H is selected for its small size, low DCR (6.6 m Ω) and high current handling capability (12 A thermal, 17 A saturation)

8.2.2.5 Input Capacitor Selection (C7)

The input voltage ripple is divided between capacitance and ESR. For this design $V_{\text{RIPPLE(cap)}} = 400 \text{ mV}$ and $V_{\text{RIPPLE(ESR)}} = 200 \text{ mV}$. Use Equation 14 to estimate the minimum capacitance and maximum ESR.

$$C_{IN\,(min\,)} = \frac{I_{OUT} \times V_{OUT}}{V_{RIPPLE\,\,(cap\,)} \times V_{IN\,(MIN\,)} \times f_{SW}} = \frac{10\,\text{A} \times 1.8\,\text{V}}{400\,\text{mV} \times 8\,\text{V} \times 600\,\text{kHz}} = 9.375\,\mu\text{F} \tag{14}$$



$$ESR_{MAX} = \frac{V_{RIPPLE (esr)}}{I_{OUT} + (\frac{1}{2} \times I_{RIPPLE})} = \frac{200 \text{ mV}}{10 \text{ A} + (\frac{1}{2} \times 2.6 \text{ A})} = 17.7 \text{ m}\Omega$$
(15)

For this design $C_{\text{IN(min)}}$ > 9.375 μF and ESR < 17.7 m Ω . Use Equation 16 to estimate the RMS current in the input capacitors.

$$I_{RMS (cin)} = I_{IN (rms)} - I_{IN (avg)} = \left(I_{OUT} + \frac{1}{12} \times I_{RIPPLE}\right) \times \sqrt{\frac{V_{OUT}}{V_{IN}}} - \frac{V_{OUT} \times I_{OUT}}{V_{IN}}$$

$$= \left(10 \text{ A} + \frac{1}{12} \times 2.6 \text{ A}\right) \times \sqrt{\frac{1.8 \text{ V}}{14 \text{ V}}} - \frac{1.8 \text{ V} \times 10 \text{ A}}{14 \text{ V}} = 2.37 \text{ A}$$
(16)

The total input capacitance must support 2.37 A of RMS ripple current.

Two 1210 10- μ F, 25 V, X5R ceramic capacitors with approximately 2 m Ω ESR and a 2-A_{RMS} current rating are selected. Higher voltage capacitors minimize capacitance loss at the DC bias voltage to ensure the capacitors have sufficient capacitance at the working voltage.

8.2.2.6 MOSFET Switch Selection (Q1, Q2)

The switching losses for the high-side MOSFET are estimated by Equation 17.

$$P_{\text{G1SW}} = \frac{1}{2} \times V_{\text{IN}} \times I_{\text{OUT}} \times \Delta t_{\text{SW}} \times f_{\text{SW}} = \frac{1}{2} \times V_{\text{IN}} \times I_{\text{OUT}} \times \frac{Q_{\text{GD1}}}{\frac{V_{\text{DRV}} - V_{\text{TH}}}{R_{\text{DRV}}}} \times f_{\text{SW}}$$
(17)

Switching losses in this design are highest at high-line. Designing for 1 W of total loss in each MOSFET and 60% of the total high-side MOSFET losses in switching losses, estimate the maximum gate-drain charge for the design by using Equation 18.

$$Q_{GD1\,(max\,)} = \frac{P_{G1SW}}{V_{IN} \times I_{OUT}} \times \frac{V_{DRV} - V_{TH}}{R_{DRV}} \times \frac{1}{f_{SW}} = \frac{600 \text{ mW}}{14 \text{ V} \times 10 \text{ A}} \times \frac{5 \text{ V} - 2 \text{ V}}{2.5 \Omega} \times \frac{1}{600 \text{ kHz}} = 8.6 \text{ nC}$$
 (18)

The switching losses of the synchronous rectifier are lower than the switching losses of the main MOSFET because the voltage across the MOSFET at the point of switching is reduced to the forward voltage drop across the body diode of the SR MOSFET and are estimated by using Equation 19. The conduction losses in the main MOSFET are estimated by the RMS current through the MOSFET times its R_{DS(on)}.

$$P_{G1(CON)} = I_{L(rms)} \times R_{DS(on)Q1} \times \frac{V_{OUT}}{V_{IN}}$$
(19)

Estimating about 40% of total MOSFET losses to be high-side conduction losses, the maximum $R_{DS(on)}$ of the high-side MOSFET can be estimated by using Equation 20.

$$R_{DS(on)Q1,MAX} = \frac{P_{Q1CON}}{\left(I_{L(rms)}\right)^2 \times \frac{V_{OUT}}{V_{IN}}} = \frac{400 \text{ mW}}{(10.03 \text{ A})^2 \times \frac{1.8 \text{ V}}{14 \text{ V}}} = 30.9 \text{ m}\Omega$$
(20)

Estimating 80% of total low-side MOSFET losses in conduction losses, repeat the calculation for the synchronous rectifier, whose losses are dominated by the conduction losses. Calculate the maximum R_{DS(on)} of the synchronous rectifier by Equation 21.

$$R_{DS(on)Q2_MAX} = \frac{P_{Q2CON}}{\left(I_{L(rms)}\right)^2 \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)} = \frac{800 \text{ mW}}{10.03^2 \times \left(1 - \frac{1.8 \text{ V}}{14 \text{ V}}\right)} = 9.1 \text{ m}\Omega$$
(21)



Table 4. Power MOSFET Requirements

PARAMETER	SYMBOL	VALUE	UNITS
High-side MOSFET on-resistance	R _{DS(on)Q1}	30.9	mΩ
High-side MOSFET gate-to-drain charge	Q _{GD1}	8.5	nC
Low-side MOSFET on-resistance	R _{DS(on)Q2}	8.8	mΩ

The IRF7466 has an $R_{DS(on)MAX}$ of 30.9 m Ω at 4.5-V gate drive and only 8.0-nC V_{GD} "Miller" charge with a 4.5-V gate drive, and is chosen as a high-side MOSFET. The IRF7834 has an $R_{DS(on)Q1,MAX}$ of 5.5 m Ω at 4.5-V gate drive and 44 nC of total gate charge. These two FETs have maximum total gate charges of 23 nC and 44 nC respectively, which draws 40.2-mA from the 5-V regulator, less than its 50-mA minimum rating.

8.2.2.7 Boot Strap Capacitor

To ensure proper charging of the high-side MOSFET gate, limit the ripple voltage on the boost capacitor to less than 50 mV.

$$C_{BOOST} = 20 \times Q_{G1} = 20 \times 23 \text{ nC} = 460 \text{ nF}$$
 (22)

Use the next higher standard value of 470 nF for the value of the bootstrap capacitor.

NOTE

It is recommended to add a high-resistance resistor in parallel with the bootstrap capacitor. Adding a small amount of load to the bootstrap capacitor (100 k Ω for a 100-nF typical capacitor) creates a discharge time constant for the bootstrap voltage following a shutdown event. This prevents the possibility of an inadvertent turn-on of the high-side MOSFET following shutdown via the ENABLE pin, due to leakage paths within the driver stage which can slowly transfer the bootstrap voltage to the HDRV pin following the shutdown. (See Figure 15)

8.2.2.8 Input Bypass Capacitor (C6)

As suggested, select a 1.0-μF ceramic bypass capacitor for VDD.

8.2.2.9 BP5 Bypass Capacitor (C5)

The recommended minimum $1.0-\mu F$ ceramic capacitance stabilizes the 5-V regulator. To limit regulator noise to less than 10 mV, the bypass capacitor is sized by using Equation 23.

$$C_{BP5} = 100 \times MAX(Q_{G1}, Q_{G2}) = 100 \times MAX(23 \text{ nC}, 44 \text{ nC}) \approx 4.4 \,\mu\text{F}$$
 (23)

Because the Q2 gate charge is larger than Q1 and the total gate charge of Q2 is 44 nC, a BP5 capacitor of 4.4- μ F is calculated, and the next larger standard value of 4.7 μ F is selected to limit noise on the BP5 regulator.

8.2.2.10 Input Voltage Filter Resistor (R11)

Because the minimum input voltage ($V_{IN(min)}$) is greater than 6.0 V, place a 0- Ω resistor in the VDD resistor location. If $V_{IN(min)}$ was < 6.0 V, an optional series VDD resistor with a value between 1 Ω and 2 Ω filters switching noise from the device. Limit the voltage drop across this resistor to less than 50 mV.

$$R_{VDD} = \frac{V_{RVDD (max)}}{I_{DD}} = \frac{50 \text{ mV}}{3 \text{ mA} + (Q_{G1,tot} + Q_{G2,tot}) \times f_{SW}} = \frac{50 \text{ mV}}{3 \text{ mA} + (44 \text{ nC} + 23 \text{ nC}) \times 600 \text{ kHz})}$$
$$= \frac{50 \text{ mV}}{43 \text{ mA}} \approx 1\Omega$$
(24)

Driving the two FETs with 23 nC and 44 nC respectively, the maximum I_{VDD} current calculation of 43 mA yields a resistor value of approximately 1 Ω .

8.2.2.11 Short Circuit Protection (R9)

The devices use the negative drop across the low-side MOSFET during the OFF time to measure the inductor current. Equation 25 approximates the voltage drop across the low-side MOSFET.

To

PWM



$$V_{CS(max)} = I_{L(peak)} \times R_{DS(on),Q2,MAX} = 11.4 \text{ A} \times 5.5 \text{ m}\Omega \cong 62.7 \text{ mV}$$
 (25)

The internal temperature coefficient of the TPS40192 device helps compensate for the MOSFET on-resistance ($R_{DS(on)}$) temperature coefficient. For this design select the short circuit protection voltage threshold of 110 mV by selecting R9 = 3.9 k Ω .

8.2.2.12 Feedback Compensation (Modeling the Power Stage)

The DC gain of the modulator is given by Equation 26.

$$A_{\text{MOD}} = \frac{dV_{\text{OUT}}}{dV_{\text{COMP}}} = \frac{dD}{V_{\text{COMP}}} \times V_{\text{IN}} = \frac{dt}{dV_{\text{RAMP}}} \times \frac{1}{t_{\text{SW}}} \times V_{\text{IN}}$$
(26)

Because the peak-to-peak ramp voltage given in the *Electrical Characteristics* table is projected from the ramp slope over a full switching period, the modulator gain can be calculated as Equation 27. The maximum modulator gain for this design is found to be 14 (23 dB).

$$A_{\text{MOD (max)}} = \frac{V_{\text{IN (max)}}}{V_{\text{RAMP (pp)}}} = \frac{14 \text{ V}}{1 \text{ V}_{\text{PP}}} = 14$$
(27)

The L-C filter applies a double pole at the resonance frequency described in Equation 28.

$$f_{RES} = \frac{1}{2\pi \times \sqrt{L \times C}} = \frac{1}{2\pi \times \sqrt{1 \ \mu H \times 200 \ \mu F}} \cong 11.3 \ \text{kHz}$$
(28)

At any frequency lower than this (11.3 kHz), the power stage has a DC gain of 23 dB and at any higher frequency the power stage gain drops off at -40 dB per decade. The ESR zero is approximated in Equation 29.

$$f_{ESR} = \frac{1}{2\pi \times C_{OUT} \times R_{ESR}} = \frac{1}{2\pi \times (2 \times 100 \,\mu\text{F}) \times \left(\frac{2.5 \,\text{m}\Omega}{2}\right)} = 636 \,\text{kHz}$$
(29)

Using two 100 μ F, 2.5 m Ω ESR ceramic output capacitors, the calculated f_{ESR} of 636 kHz is greater than 1/5th the switching frequency, and therefore outside the scope of the error amplifier design. The gain of the power stage would change to –20 dB per decade above f_{ESR} . The straight line approximation the power stage gain is described in Figure 16.

The following compensation design procedure assumes $f_{\text{ESR}} > f_{\text{RES}}$. For designs using large high-ESR bulk capacitors on the output where $f_{\text{ESR}} < f_{\text{RES}}$. Type-II compensation can be used but is not described in this data sheet.




Figure 16. Approximation of Power Stage Gain

Figure 17. Type-III Compensator Used with TPS40040 or TPS40041

8.2.2.13 Feedback Divider (R7, R8)

Select a value for R8 between 10 k Ω and 100 k Ω . For this design, select 20 k Ω . R7 is then selected to produce the desired output voltage when V_{FB} = 0.591 V using Equation 30.



$$R7 = \frac{V_{FB} \times R8}{V_{OUT} - V_{FB}} = \frac{0.591 \text{ V} \times 20 \text{ k}\Omega}{1.8 \text{ V} - 0.591 \text{ V}} = 9.78 \text{ k}\Omega$$
(30)

Select the closest standard value of 9.76 k Ω . A slightly lower nominal value increases the nominal output voltage slightly to compensate for some trace impedance at load.

8.2.2.14 Error Amplifier Compensation (R6, R10, C1, C2, C3)

Place two zeros at 50% and 100% of the resonance frequency to boost the phase margin before resonance frequency generates -180° of phase shift. For $f_{RES} = 11.7$ kHz, $f_{Z1} = 5.8$ kHz and $f_{Z2} = 11$ kHz. Selecting the crossover frequency (f_{CO}) of the control loop between 3 times the LC filter resonance and 1/5th the switching frequency. For most applications 1/10th the switching frequency provides a good balance between ease of design and fast transient response.

- If $f_{ESR} < f_{CO}$; $f_{P1} = f_{ESR}$ and $f_{P2} = 4 \times f_{CO}$
- If f_{ESR} > 2 x f_{CO}; f_{P1} = f_{CO} and f_{P2} = 8 x f_{CO}.
 For this design
- $f_{SW} = 600 \text{ kHz}$
- f_{RES} = 11.7 kHz
- f_{ESR} = 636 kHz
- f_{CO} = 60 kHz and because
- $f_{ESR} > 2 \times f_{CO}$, $F_{P1} = f_{CO} = 60$ kHz and $f_{P2} = 4 \times f_{CO} = 500$ kHz.

Because $f_{CO} < f_{ESR}$ the power stage gain at the desired crossover can be approximated in Equation 31.

$$A_{PS (fco)} = A_{MOD (dc)} - 40 \log \left(\frac{f_{CO}}{f_{RES}}\right) = 10^{APS (FCC)/20} = 10^{5.4 dB/20} = 1.86$$
(31)

Table 5. Error Amplifier Design Parameters

PARAMETER	SYMBOL	VALUE	UNITS
First zero frequency	f _{Z1}	5.8	
Second zero frequency	f _{Z2}	11.0	kHz
First pole frequency	f _{P1}	60	KHZ
Second pole frequency	f _{P2}	500	
Midband gain	A _{MID(band)}	1.86	V/V

Approximate C2 with the formula described in Equation 32.

$$C2 = \frac{1}{2\pi \times R8 \times f_{Z2}} = \frac{1}{2\pi \times 20 \text{ k}\Omega \times 11 \text{ kHz}} = 723 \text{ pF}$$
(32)

For a calculated value for C2 of 723 pF, the closest standard capacitor value is 1000 pF.

Approximate R10 using Equation 33.

$$R10 = \frac{1}{2\pi \times C2 \times f_{P1}} = \frac{1}{2\pi \times 1000 \text{ pF} \times 60 \text{ kHz}} = 2.65 \text{ k}\Omega$$
(33)

For a calculated value for R10 of 2.65 k Ω , the closest standard resistor value is 2.61 k Ω .

Calculate R6 using Equation 34

$$R6 = \frac{A_{\text{MID (band)}} \times R10 \times R8}{R10 + R8} = \frac{1.86 \times 2.61 \,\text{k}\Omega \times 20 \,\text{k}\Omega}{2.61 \,\text{k}\Omega + 20 \,\text{k}\Omega} = 4.29 \,\text{k}\Omega \tag{34}$$

For a calculated value for R6 of 4.29 k Ω , the closest standard resistor value is 4.22 k Ω .

Calculate C1 and C3 using Equation 35 and Equation 36.

$$C3 = \frac{1}{2\pi \times R6 \times f_{Z1}} = \frac{1}{2\pi \times 4.22 \text{ k}\Omega \times 5.8 \text{ kHz}} = 6.5 \text{ nF}$$
(35)



$$C1 = \frac{1}{2\pi \times R6 \times f_{P2}} = \frac{1}{2\pi \times 4.22 \text{ k}\Omega \times 500 \text{ kHz}} = 75 \text{ pF}$$
(36)

Using the a standard value close to 75 pF, select C1 = 100 pF. Likewise, using a standard value close to 6.5 nF, select C3 = 10 nF.

The error amplifier straight line approximation transfer function is described in Figure 18.






Figure 18. Error Amplifier Transfer Function Approximation

8.2.3 Application Curves







9 Power Supply Recommendations

The TPS40192, and TPS40193 devices are designed to operate from a supply on the VDD pin, ranging from 4.5 V to 18 V. This supply must be well regulated and bypassed for proper operation of the devices. The VDD pin must be connected to the same supply as the power stage conversion input voltage for accurate high-side current sensing. The BP5 pin is the output of an internal low dropout regulator which is used to supply the gate drive voltages, and must also have good local bypassing for proper operation of the devices.



10 Layout

10.1 Layout Guidelines

- Optionally use R11 as a VDD filter resistor
- Locate the bypass capacitors (C7) near the power MOSFETs.
- · Terminate signal components to a signal ground island separate from power ground
- Connect signal ground island to thermal pad with a single 10-mil wide trace.
- Connect power ground to the source of the synchronous rectifier.
- The thermal pad serves as the only ground for the controller.
- PowerPAD must be connected to signal ground and power ground at a single point only. Connect the PowerPad to the system ground.
- PowerPad™ should be directly connected to SYNC MOSFET (Q3) source with short, wide trace.
- Locate 3-5 vias in PowerPad™ land to remove heat from the device.
- Connect input capacitors (C7 and C9) and output capacitors (C8 and C10) grounds directly to SYNC MOSFET (Q3) source with wide copper trace or solid power ground island.
- Locate input capacitors (C7 and C9), MOSFETs (Q2 and Q3), inductor (L1) and output capacitor (C8 andC10) over power ground island.
- Use short, wide traces for LDRV and HDRV MOSFET connections.
- · Route SW trace near HDRV trace.
- Route GND trace near LDRV trace.
- Use separate analog ground island under feedback components (C1, C2, C3, R5, R6, R7, R8 and R10).
- Connect ground islands at PowerPad[™] with 10-mil wide trace opposite SYNC MOSFET (Q2) source connection.

10.2 Layout Examples




Figure 23. TPS40192 and TPS40193 Devices Sample Layout - Component Placement and Top Side Copper



Layout Examples (接下页)




Figure 24. TPS40192 and TPS40193 Devices Sample Layout - Bottom Side Copper (X-Ray view from Top)



11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 相关器件

以下器件具有与 TPS40192 和 TPS40193 相似的特征。

表 6. 相关器件

器件	说明
TPS40100	中端输入同步控制器,具有高级排序功能和输出裕量
TPS40075	宽输入同步控制器,具有电压前馈 中删除了 TPS40190

11.1.2 器件命名规则

表 7. 符号的定义

符号	йн
V _{IN(max)}	最大工作输入电压
V _{IN(min)}	最小工作输入电压
V _{IN(ripple)}	V _{IN} 上的峰峰值交流纹波电压
V _{OUT}	目标输出电压
V _{OUT(ripple)}	V _{OUT} 上的峰峰值交流纹波电压
I _{OUT(max)}	最大运行负载电流
I _{RIPPLE}	流经电感器的峰峰值纹波电流
I _{L(peak)}	流经电感器的峰值电流
I _{L(rms)}	流经电感器的均方根电流
I _{RMS(Cin)}	流经输入电容器的均方根电流
f _{SW}	开关频率
f _{CO}	所需的控制环路交叉频率
A _{MOD}	PWM 调制器的低频增益 (V _{OUT} /V _{CONTROL})
V _{CONTROL}	PWM 控制电压(误差放大器输出电压 V _{COMP})
f _{RES}	L-C 滤波器共振频率
f _{ESR}	输出电容器 ESR 零点频率
f _{P1}	误差放大器补偿的第一个极点频率
f _{P2}	误差放大器补偿的第二个极点频率
f _{Z1}	误差放大器补偿的第一个零点频率
f _{Z2}	误差放大器补偿的第二个极点频率
Q _{G1}	主 MOSFET 的总栅极电荷
Q _{G2}	同步整流器 MOSFET 的总栅极电荷
R _{DS(on)Q1}	主 MOSFET 的"导通"漏极到源极电阻
R _{DS(on)Q2}	同步整流器 MOSFET 的"导通"漏极到源极电阻
P _{Q1C(on)}	主开关 MOSFET 中的导通损耗
P _{Q1SW}	主开关 MOSFET 中的开关损耗
P _{Q2C(on)}	同步整流器 MOSFET 中的导通损耗
Q_{GD}	同步整流器 MOSFET 的栅极至漏极电荷
Q_{GS}	同步整流器 MOSFET 的栅极至源极电荷



11.2 文档支持

如需获取这些参考文档、设计工具以及其他参考的链接(包括设计软件),请访问 cn/power-management/overview.html.

http://www.ti.com.cn/zh-

- 《低电压直流/直流转换器内幕揭秘》 SEM1500 主题 5 2002 年研讨会系列
- 了解开关模式电源中的降压功率级,1999年3月
- 《高速 MOSFET 栅极驱动电路的设计和应用指南》, SEM 1400, 2001 年系列研讨会
- 《设计稳定控制环路》, SEM 1400, 2001 年系列研讨会
- 《PowerPAD™ 散热增强型封装》应用报告
- 《PowerPAD™ 速成》应用报告
- 《QFN/SON PCB 连接》应用报告

11.3 相关链接

下表列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件,以及申请样片或购买产品的快速链

12 0. 1	口人证按	
购买	技术文档	工具与

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持和社区
TPS40192	单击此处	单击此处	单击此处	单击此处	单击此处
TPS40193	单击此处	单击此处	单击此处	单击此处	单击此处

主 0 扣子签按

11.4 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.5 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.6 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损

11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 19-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS40192DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	0192	Samples
TPS40192DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	0192	Samples
TPS40193DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	0193	Samples
TPS40193DRCRG4	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	0193	Samples
TPS40193DRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	0193	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 19-Oct-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 29-Apr-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40192DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS40192DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS40192DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS40193DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS40193DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS40193DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 29-Apr-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40192DRCR	VSON	DRC	10	3000	346.0	346.0	33.0
TPS40192DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS40192DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS40193DRCR	VSON	DRC	10	3000	346.0	346.0	33.0
TPS40193DRCT	VSON	DRC	10	250	210.0	185.0	35.0
TPS40193DRCT	VSON	DRC	10	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司