

TPS22965 5.7V, 6A, 16mΩ 导通电阻负载开关


1 特性

- 集成单通道负载开关
- 输入电压范围: 0.8V 至 5.7V
- 超低导通电阻 (R_{ON})
 - $V_{输入} = 5V$ ($V_{偏置} = 5V$) 时, $R_{导通} = 16m\Omega$
 - $V_{输入} = 3.6V$ ($V_{偏置} = 5V$) 时, $R_{导通} = 16m\Omega$
 - $V_{输入} = 1.8V$ ($V_{偏置} = 5V$) 时, $R_{导通} = 16m\Omega$
- 6A 最大持续开关电流
- 低静态电流 (50µA)
- 低控制输入阀值支持使用 1.2V, 1.8V, 2.5V 和 3.3V 逻辑电路
- 可配置的上升时间
- 快速输出放电 (QOD)
- 带有散热垫的小外形尺寸无引线 (SON) 8 引脚封装
- 根据 JESD 22 测试得出的静电放电 (ESD) 性能
 - 2000V 人体模型 (HBM) 和 1000V 充电器件模型 (CDM)

2 应用范围

- Ultrabook™
- 笔记本电脑/上网本
- 平板电脑
- 消费类电子产品
- 机顶盒/家庭网关
- 电信系统
- 固态硬盘 (SSD)

4 简化电路原理图



3 说明

TPS22965 是一款单通道负载开关，可提供可配置的上升时间来尽量减小浪涌电流。此器件包括一个 N 通道金属氧化物半导体场效应晶体管 (MOSFET)，可在 0.8V 至 5.7V 的输入电压范围内运行并可支持 6A 的最大持续电流。此开关由一个开/关输入 (ON) 控制，此输入能够直接连接低电压控制信号。在 TPS22965 中，为了实现开关关闭时的快速输出放电，增加了一个 225Ω 的片上负载电阻器。

TPS22965 采用小型，节省空间的 2.00mm x 2.00mm 8 引脚 SON 封装 (DSG)，且带有集成散热焊盘，支持较高功耗。器件在自然通风环境下的额定运行温度范围为 -40°C 至 85°C。

器件信息⁽¹⁾

部件号	封装	封装尺寸 (标称值)
TPS22965	DSG (8)	2.00mm x 2.00mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

English Data Sheet: [SLVSBJO](#)

目 录

1	特性	1
2	应用范围	1
3	说明	1
4	简化电路原理图	1
5	修订历史记录	2
6	Pin Configuration and Functions	3
7	Specifications	3
7.1	Absolute Maximum Ratings	3
7.2	Handling Ratings	4
7.3	Recommended Operating Conditions	4
7.4	Thermal Information	4
7.5	Electrical Characteristics, $V_{BIAS} = 5.0$ V	5
7.6	Electrical Characteristics, $V_{BIAS} = 2.5$ V	6
7.7	Switching Characteristics	7
7.8	Typical Characteristics	8
7.9	Typical Switching Characteristics	12
8	Detailed Description	14
8.1	Overview	14
8.2	Functional Block Diagram	14
8.3	Feature Description	15
8.4	Device Functional Modes	15
9	Application and Implementation	16
9.1	Application Information	16
9.2	Typical Application	17
10	Power Supply Recommendations	19
11	Layout	19
11.1	Layout Guidelines	19
11.2	Layout Example	19
11.3	Thermal Considerations	19
12	器件和文档支持	20
12.1	商标	20
12.2	静电放电警告	20
12.3	术语表	20
13	机械封装和可订购信息	20

5 修订历史记录


Changes from Revision A (August 2013) to Revision B

	Page
• 已更改 已将此数据表更改为新的模板布局。	1
• 添加了器件信息表。	1
• Added Handling Ratings table.	4
• Changed MAX value of " V_{IN} " from 5.5 V to 5.7 V.	4
• Changed MAX value of " V_{BIAS} " from 5.5 V to 5.7 V.	4
• Changed MAX value of " V_{ON} " from 5.5 V to 5.7 V.	4
• Added Thermal Information table.	4
• Added Detailed Description Section.	14
• Added Application and Implementation section.	16
• Added Power Supply Recommendations section.	19
• Added Layout section.	19

Changes from Original (August 2012) to Revision A

	Page
• Updated VON MAX value to fix typo that restricted operating range. Changed MAX value from "VIN" to "5.5" to align with rest of document.	4

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	DSG		
CT	6	O	Switch slew rate control. Can be left floating. See Application Information section for more information.
GND	5	—	Device ground.
ON	3	I	Active high switch control input. Do not leave floating.
Thermal Pad	—	—	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See Layout Example section for layout guidelines.
VBIAS	4	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5V to 5.7V. See Application and Implementation section for more information.
VIN	1, 2	I	Switch input. Input bypass capacitor recommended for minimizing V_{IN} dip. Must be connected to Pin 1 and Pin 2. See Application and Implementation section for more information.
VOUT	7, 8	O	Switch output.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT	
V_{IN}	Input voltage range		-0.3	6	V
V_{OUT}	Output voltage range		-0.3	6	V
V_{BIAS}	Bias voltage range		-0.3	6	V
V_{ON}	Input voltage range		-0.3	6	V
I_{MAX}	Maximum continuous switch current			6	A
I_{PLS}	Maximum pulsed switch current, pulse <300 μ s, 2% duty cycle			8	A
T_J	Maximum junction temperature			125	°C

- (1) Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		-65	150	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-2000 -1000	2000 1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	MAX	UNIT	
V _{IN}	Input voltage range	0.8	V _{BIA} S	V	
V _{BIA} S	Bias voltage range	2.5	5.7	V	
V _{ON}	ON voltage range	0	5.7	V	
V _{OUT}	Output voltage range		V _{IN}	V	
V _{IH}	High-level input voltage, ON	V _{BIA} S = 2.5 V to 5.7 V	1.2	5.7	V
V _{IL}	Low-level input voltage, ON	V _{BIA} S = 2.5 V to 5.7 V	0	0.5	V
C _{IN}	Input capacitor	1 ⁽¹⁾		μF	
T _A	Operating free-air temperature range ⁽²⁾	-40	85	°C	

(1) Refer to [Application Information](#) section.

(2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max)} - ($\theta_{JA} \times P_{D(max)}$)

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPS22965	UNIT
	DSG (8 PINS)	
R _{θJA}	Junction-to-ambient thermal resistance	65.3
R _{θJC(top)}	Junction-to-case (top) thermal resistance	74.2
R _{θJB}	Junction-to-board thermal resistance	35.4
Ψ _{JT}	Junction-to-top characterization parameter	2.2
Ψ _{JB}	Junction-to-board characterization parameter	36.0
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	12.8

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics, $V_{BIAS} = 5.0\text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ (Full) and $V_{BIAS} = 5.0\text{ V}$. Typical values are for $T_A = 25^\circ\text{C}$.

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT	
POWER SUPPLIES AND CURRENTS							
$I_{IN(VBIAS-ON)}$	V_{BIAS} quiescent current $V_{IN} = V_{ON} = V_{BIAS} = 5.0\text{ V}$	Full	50	75		μA	
$I_{IN(VBIAS-OFF)}$	V_{BIAS} shutdown current $V_{ON} = \text{GND}, V_{OUT} = 0\text{ V}$	Full		2		μA	
$I_{IN(VIN-OFF)}$	V_{IN} off-state supply current $V_{ON} = \text{GND}, V_{OUT} = 0\text{ V}$	Full	$V_{IN} = 5.0\text{ V}$	0.2	8	μA	
			$V_{IN} = 3.3\text{ V}$	0.02	3		
			$V_{IN} = 1.8\text{ V}$	0.01	2		
			$V_{IN} = 0.8\text{ V}$	0.005	1		
I_{ON}	ON pin input leakage current $V_{ON} = 5.5\text{ V}$	Full		0.5		μA	
RESISTANCE CHARACTERISTICS							
R_{ON}	ON-state resistance $I_{OUT} = -200\text{ mA}, V_{BIAS} = 5.0\text{ V}$		$V_{IN} = 5.0\text{ V}$	25°C	16	23	$\text{m}\Omega$
			Full			25	
			$V_{IN} = 3.3\text{ V}$	25°C	16	23	$\text{m}\Omega$
			Full			25	
			$V_{IN} = 1.8\text{ V}$	25°C	16	23	$\text{m}\Omega$
			Full			25	
			$V_{IN} = 1.5\text{ V}$	25°C	16	23	$\text{m}\Omega$
			Full			25	
			$V_{IN} = 1.2\text{ V}$	25°C	16	23	$\text{m}\Omega$
			Full			25	
R_{PD}	Output pull-down resistance $V_{IN} = 5.0\text{ V}, V_{ON} = 0\text{ V}, I_{OUT} = 15\text{ mA}$	Full	$V_{IN} = 0.8\text{ V}$	25°C	16	23	$\text{m}\Omega$
			Full			25	


7.6 Electrical Characteristics, $V_{BIAS} = 2.5\text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$ (Full) and $V_{BIAS} = 2.5\text{ V}$. Typical values are for $T_A = 25^\circ\text{C}$.

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS						
$I_{IN(VBIAS-ON)}$	V_{BIAS} quiescent current $I_{OUT} = 0\text{ mA}$, $V_{IN} = V_{ON} = V_{BIAS} = 2.5\text{ V}$	Full	20	30		μA
$I_{IN(VBIAS-OFF)}$	V_{BIAS} shutdown current $V_{ON} = \text{GND}$, $V_{OUT} = 0\text{ V}$	Full		2		μA
$I_{IN(VIN-OFF)}$	V_{IN} off-state supply current $V_{ON} = \text{GND}$, $V_{OUT} = 0\text{ V}$	Full	$V_{IN} = 2.5\text{ V}$	0.01	3	μA
			$V_{IN} = 1.8\text{ V}$	0.01	2	
			$V_{IN} = 1.2\text{ V}$	0.005	2	
			$V_{IN} = 0.8\text{ V}$	0.003	1	
I_{ON}	ON pin input leakage current $V_{ON} = 5.5\text{ V}$	Full		0.5		μA
RESISTANCE CHARACTERISTICS						
R_{ON}	ON-state resistance $I_{OUT} = -200\text{ mA}$, $V_{BIAS} = 2.5\text{ V}$	$V_{IN} = 2.5\text{ V}$	25°C	20	26	$\text{m}\Omega$
			Full		28	
		$V_{IN} = 1.8\text{ V}$	25°C	19	26	$\text{m}\Omega$
			Full		28	
		$V_{IN} = 1.5\text{ V}$	25°C	18	25	$\text{m}\Omega$
			Full		27	
		$V_{IN} = 1.2\text{ V}$	25°C	18	25	$\text{m}\Omega$
			Full		27	
		$V_{IN} = 0.8\text{ V}$	25°C	17	25	$\text{m}\Omega$
			Full		27	
R_{PD}	Output pull-down resistance $V_{IN} = 2.5\text{ V}$, $V_{ON} = 0\text{ V}$, $I_{OUT} = 1\text{ mA}$	Full		275	325	Ω

7.7 Switching Characteristics

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$V_{IN} = V_{ON} = V_{BIAS} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)					
t_{ON}	$R_L = 10 \Omega$, $C_L = 0.1 \mu\text{F}$, $C_T = 1000 \text{ pF}$		1325		μs
t_{OFF}			10		
t_R			1625		
t_F			3.5		
t_D			500		
$V_{IN} = 0.8 \text{ V}$, $V_{ON} = V_{BIAS} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)					
t_{ON}	$R_L = 10 \Omega$, $C_L = 0.1 \mu\text{F}$, $C_T = 1000 \text{ pF}$		600		μs
t_{OFF}			80		
t_R			300		
t_F			5.5		
t_D			460		
$V_{IN} = 2.5 \text{ V}$, $V_{ON} = 5 \text{ V}$, $V_{BIAS} = 2.5 \text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)					
t_{ON}	$R_L = 10 \Omega$, $C_L = 0.1 \mu\text{F}$, $C_T = 1000 \text{ pF}$		2200		μs
t_{OFF}			9		
t_R			2275		
t_F			3.1		
t_D			1075		
$V_{IN} = 0.8 \text{ V}$, $V_{ON} = 5 \text{ V}$, $V_{BIAS} = 2.5 \text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)					
t_{ON}	$R_L = 10 \Omega$, $C_L = 0.1 \mu\text{F}$, $C_T = 1000 \text{ pF}$		1450		μs
t_{OFF}			60		
t_R			875		
t_F			5.5		
t_D			1010		



A. Rise and fall times of the control signal is 100 ns.

Figure 1. Test Circuit











Figure 2. t_{ON}/t_{OFF} Waveforms







7.8 Typical Characteristics

Figure 3. Quiescent Current vs V_{BIAS} Figure 4. Shutdown Current v. V_{BIAS} Figure 5. Off-state V_{IN} Current vs V_{IN} Figure 6. R_{ON} vs TemperatureFigure 7. R_{ON} vs TemperatureFigure 8. R_{ON} vs V_{IN}




Typical Characteristics (continued)



Typical Characteristics (continued)

Figure 15. t_f vs V_{IN} Figure 16. t_f vs V_{IN} Figure 17. t_{OFF} vs V_{IN} Figure 18. t_{OFF} vs V_{IN} Figure 19. t_{ON} vs V_{IN} Figure 20. t_{ON} vs V_{IN}

Typical Characteristics (continued)


Figure 21. t_R vs V_{IN}

Figure 22. t_R vs V_{IN}

Figure 23. t_R vs V_{BIAS}

7.9 Typical Switching Characteristics

$T_A = 25^\circ\text{C}$, $C_T = 1 \text{ nF}$, $C_{IN} = 1 \mu\text{F}$, $C_L = 0.1 \mu\text{F}$, $R_L = 10 \Omega$, $\text{CH1} = V_{OUT}$, $\text{CH2} = V_{ON}$




Figure 24. Turn-on Response Time




Figure 25. Turn-on Response Time




Figure 26. Turn-on Response Time




Figure 27. Turn-off Response Time




Figure 28. Turn-off Response Time




Figure 29. Turn-on Response Time

Typical Switching Characteristics (continued)

$T_A = 25^\circ\text{C}$, $C_T = 1 \text{ nF}$, $C_{IN} = 1 \mu\text{F}$, $C_L = 0.1 \mu\text{F}$, $R_L = 10 \Omega$, $CH1 = V_{OUT}$, $CH2 = V_{ON}$




Figure 30. Turn-off Response Time




Figure 31. Turn-off Response Time


8 Detailed Description

8.1 Overview

The device is a single channel, 6-A load switch in an 8-terminal SON package. To reduce the voltage drop in high current rails, the device implements an ultra-low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise-time.

The device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Adjustable Rise Time

A capacitor to GND on the CT terminal sets the slew rate. The voltage on the CT terminal can be as high as 12 V. Therefore, the minimum voltage rating for the CT cap should be 25 V for optimal performance. An approximate formula for the relationship between CT and slew rate when V_{BIAS} is set to 5 V is shown in Equation 1 below. This equation accounts for 10% to 90% measurement on V_{OUT} and does **NOT** apply for $CT = 0 \text{ pF}$. Use table below to determine rise times for when $CT = 0 \text{ pF}$.

$$SR = 0.39 \times CT + 13.4 \quad (1)$$

Where,

SR = slew rate (in $\mu\text{s}/\text{V}$)

CT = the capacitance value on the CT terminal (in pF)

The units for the constant 13.4 are $\mu\text{s}/\text{V}$. The units for the constant 0.39 are $\mu\text{s}/(\text{V} \cdot \text{pF})$.

Rise time can be calculated by multiplying the input voltage by the slew rate. The table below contains rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition before the ON terminal is asserted high.

Table 1. Rise Time vs CT Capacitor

CT (pF)	RISE TIME (μs) 10% - 90%, $C_L = 0.1 \mu\text{F}$, $C_{IN} = 1 \mu\text{F}$, $R_L = 10 \Omega$, $V_{BIAS} = 5 \text{ V}$ TYPICAL VALUES at 25°C with a 25V X7R 10% CERAMIC CAPACITOR on CT						
	VIN = 5 V	VIN = 3.3 V	VIN = 1.8 V	VIN = 1.5 V	VIN = 1.2 V	VIN = 1.05 V	VIN = 0.8 V
0	127	93	62	55	51	46	42
220	475	314	188	162	141	125	103
470	939	637	359	304	255	218	188
1000	1869	1229	684	567	476	414	344
2200	4020	2614	1469	1211	1024	876	681
4700	8690	5746	3167	2703	2139	1877	1568
10000	18360	12550	6849	5836	4782	4089	3449

8.3.2 Quick Output Discharge

The TPS22965 includes a Quick Output Discharge (QOD) feature. When the switch is disabled, a discharge resistor is connected between V_{OUT} and GND. This resistor has a typical value of $225\text{-}\Omega$ and prevents the output from floating while the switch is disabled.

8.3.3 Low Power Consumption During Off State

The I_{SD} V_{IN} supply current is $0.01\text{-}\mu\text{A}$ typical at 1.8-VIN. Typically, the downstream loads would have a significantly higher off-state leakage current. The load switch allows system standby power consumption to be reduced.

8.4 Device Functional Modes

Table 2. Functional Table

ON	VIN to VOUT	VOUT to GND
L	Off	On
H	On	Off

9 Application and Implementation

9.1 Application Information

9.1.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

9.1.2 Input Capacitor (Optional)


To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high current applications. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

9.1.3 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip upon turn-on due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see [Adjustable Rise Time](#) section below).

9.1.4 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \leq V_{BIAS}$. The device will still be functional if $V_{IN} > V_{BIAS}$ but it will exhibit R_{ON} greater than what is listed in the [Electrical Characteristics](#) table. See [Figure 32](#) for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .



$T_A = 25^\circ\text{C}$ $I_{OUT} = -200\text{ mA}$

Figure 32. R_{ON} vs. V_{IN}

9.2 Typical Application

This application demonstrates how the TPS22965 can be used to power downstream modules.




Figure 33. Powering a Downstream Module

9.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
V_{IN}	3.3 V
V_{BIAS}	5 V
C_L	22 μ F
Maximum Acceptable Inrush Current	400 mA

9.2.2 Detailed Design Procedure

9.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to the set value (3.3-V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

$$\text{Inrush Current} = C \times dV/dt \quad (2)$$

Where:

C = output capacitance

dV = output voltage

dt = rise time


The TPS22965 offers adjustable rise time for V_{OUT} . This feature allows the user to control the inrush current during turn-on. The appropriate rise time can be calculated using the design requirements and the inrush current equation.

$$400 \text{ mA} = 22 \mu\text{F} \times 3.3 \text{ V}/dt \quad (3)$$

$$dt = 181.5 \mu\text{s} \quad (4)$$


To ensure an inrush current of less than 400 mA, choose a CT value that will yield a rise time of more than 181.5 μ s. See the oscilloscope captures below for an example of how the CT capacitor can be used to reduce inrush current.

9.2.3 Application Curves



$V_{BIAS} = 5 \text{ V}$ $V_{IN} = 3.3 \text{ V}$ $C_L = 22 \mu\text{F}$

Figure 34. Inrush Current with $CT = 0\text{pF}$



$V_{BIAS} = 5 \text{ V}$ $V_{IN} = 3.3 \text{ V}$ $C_L = 22 \mu\text{F}$

Figure 35. Inrush Current with $CT = 220\text{pF}$

10 Power Supply Recommendations


The device is designed to operate from a VBIAS range of 2.5 V to 5.7 V and a VIN range of 0.8 V to VBIAS.

11 Layout

11.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance. The CT trace should be as short as possible to avoid parasitic capacitance.

11.2 Layout Example



11.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(\max)}$ for a given output current and ambient temperature, use the following equation as a guideline:

$$P_{D(\max)} = \frac{T_{J(\max)} - T_A}{\Theta_{JA}} \quad (5)$$

Where:

$P_{D(\max)}$ = maximum allowable power dissipation

$T_{J(\max)}$ = maximum allowable junction temperature (125°C for the TPS22965)

T_A = ambient temperature of the device

Θ_{JA} = junction to air thermal impedance. See *Thermal Information* section. This parameter is highly dependent upon board layout.

Refer to the *Layout Example*, notice that the thermal vias are located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.

12 器件和文档支持

12.1 商标

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

12.2 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.3 术语表

[SLYZ022 — TI 术语表](#)。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22965DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZSA0	Samples
TPS22965DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZSA0	Samples
TPS22965NDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZDVI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF TPS22965 :

- Automotive : [TPS22965-Q1](#)

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22965DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965NDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22965DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS22965DSGT	WSON	DSG	8	250	210.0	185.0	35.0
TPS22965NDSGR	WSON	DSG	8	3000	182.0	182.0	20.0

GENERIC PACKAGE VIEW


DSG 8

WSON - 0.8 mm max height

2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224783/A




PACKAGE OUTLINE

DSG0008A



WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218900/E 08/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, 德州仪器 (TI) 公司