











ZHCSEK6A – JANUARY 2015 – REVISED SEPTEMBER 2018

TPL5010

具有看门狗功能的 TPL5010 纳瓦级功耗系统计时器

1 特性

- 电源电压范围为 1.8V 至 5.5V
- 电压为 2.5V 时, 电流消耗为 35nA (典型值)
- 可选计时间隔: 100ms 至 7200s
- 计时器精度: 1% (典型值)
- 可通过电阻选择时间间隔
- 看门狗功能
- 手动复位

2 应用

- 电池供电系统
- 物联网 (IoT)
- 出入探测
- 篡改检测
- 家庭自动化传感器
- 温度调节装置
- 消费类电子产品
- 远程传感器
- 白色家电

3 说明

TPL5010 纳瓦级计时器是一款超低功耗计时器,其看门狗功能专为占空比、电池供电型 应用(比如物联网中的应用)中的系统唤醒功能而设计。其中许多 应用需要使用 μ C,因此,通常希望将 μ C 维持在低功耗模式以更大限度节省电流,而仅在某些时间间隔内唤醒以收集数据或为中断提供服务。虽然 μ C 的内部计时器可用于系统唤醒,但它可能单独消耗数微安的总系统电流。


TPL5010 仅消耗 35nA,可替代集成式 μC 计时器的功能。这样就可将 μC 置于低得多的功耗模式,将内部计时器关闭,并在被 TPL5010 中断时仅返回到激活模式。TPL5010 通过提供近两个数量级的功率节省,可以大幅减小能量采集或无线传感器 应用中所使用的电池尺寸。TPL5010 提供 100ms 至 7200s 的可选时间间隔,适用于中断驱动型 应用。出于安全考虑,某些标准(如 EN50271)要求实现看门狗功能。TPL5010不仅实现了看门狗功能,而且几乎没有增加功耗。TPL5010 采用 6 引脚小外形尺寸晶体管 (SOT23) 封

器件信息(1)

器件编号	封装	封装尺寸 (标称值)
TPL5010	SOT23 (6)	3.00mm × 3.00mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。

简化应用电路原理图



Detailed Description 9

8.2 Functional Block Diagram 9



13 机械、封装和可订购信息......19

		目录			
1	特性1			8.3 Feature Description	9
2	应用1		;	8.4 Device Functional Modes	10
3	说明		;	8.5 Programming	10
4	修订历史记录		9 /	Application and Implementation	16
5	器件比较表3		9	9.1 Application Information	16
6	Pin Configuration and Functions 4		9	9.2 Typical Application	16
7	Specifications 5		10 I	Power Supply Recommendations	18
′	7.1 Absolute Maximum Ratings		11 I	Layout	18
	7.1 Absolute Maximum Ratings			11.1 Layout Guidelines	
	7.3 Recommended Operating Ratings			11.2 Layout Example	18
	7.4 Thermal Information		12	器件和文档支持	19
	7.5 Electrical Characteristics			12.1 接收文档更新通知	19
	7.6 Timing Requirements			12.2 社区资源	19
	7.7 Typical Characteristics			12.3 商标	19
Ω	Detailed Description			12.4 静电放电警告	19

4 修订历史记录

CI	Changes from Original (January 2015) to Revision A Pa • 添加了 TPL5x1x 系列纳瓦级计时器表 • Changed T _{ADC} and R _D equations in the Quantization Error section • 添加了接收文档更新通知部分 • 添加了接收文档更新通知部分	Page
•	添加了 <i>TPL5x1x 系列纳瓦级计时器</i> 表	3
•	Changed T _{ADC} and R _D equations in the <i>Quantization Error</i> section	14
•	添加了接收文档更新通知部分	19




5 器件比较表

TPL5x1x 系列纳瓦级计时器

器件编号	特殊 特性	输出	评分
TPL5010	低功耗计时器、看门狗功能	高电平有效	目录
TPL5010Q	低功耗计时器、看门狗功能	高电平有效	汽车
TPL5111	低功耗计时器、电源门控 MOS 驱动器	高电平有效	目录
TPL5110	低功耗计时器、电源门控 MOS 驱动器	低电平有效	目录



6 Pin Configuration and Functions



Pin Functions

	PIN	TYPF ⁽¹⁾	DESCRIPTION	A DDI ICATION INFORMATION		
NO.	NAME	ITPE'	DESCRIPTION	APPLICATION INFORMATION		
1	VDD	Р	Supply voltage			
2	GND	G	Ground			
3	DELAY/ M_RST	I	Time Interval set and Manual Reset	Resistance between this pin and GND is used to select the time interval. The reset switch is also connected to this pin.		
4	DONE	I	Logic Input for watchdog functionality	Digital signal driven by the μC to indicate successful processing of the WAKE signal.		
5	WAKE	0	Timer output signal generated every t_{IP} period.	Digital pulsed signal to wake up the μC at the end of the programmed time interval.		
6	RSTn	0	Reset Output (open drain output)	Digital signal to RESET the μC , pullup resistance is required		

⁽¹⁾ G= Ground, P= Power, O= Output, I= Input.



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

	MIN	MAX	UNIT
Supply Voltage (VDD-GND)	-0.3	6	V
Input Voltage at any pin ⁽²⁾	-0.3	VDD + 0.3	V
Input Current on any pin	- 5	+5	mA
Junction Temperature, TJ ⁽³⁾		150	°C
Storage Temperature, T _{stq}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) The voltage between any two pins should not exceed 6V.

7.2 ESD Ratings

			VALUE	UNIT
		Human Body Model, per ANSI/ESDA/JEDEC JS-001 (1)	±1000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-101 ⁽²⁾	±250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Ratings

	MIN	MAX	UNIT
Supply Voltage (VDD-GND)	1.8	5.5	V
Temperature	-40	105	°C

7.4 Thermal Information

		TPL5010	
	THERMAL METRIC ⁽¹⁾	DDC (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	163	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	57	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

The maximum power dissipation is a function of T_J(MAX), θJA, and the ambient temperature, T_A. The maximum allowable power dissipation at any ambient temperature is PDMAX = (T_J(MAX) - T_A)/ θJA. All numbers apply for packages soldered directly onto a printed-circuit board (PCB).

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics(1)

Specifications are for T_A = 25°C, VDD-GND = 2.5 V, unless otherwise stated.

	PARAMETER	TEST CO	NDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
POWER SU	PPLY						
IDD	Supply current ⁽⁴⁾	Operation mode			35	50	nA
		Digital conversion o resistance (Rext)	f external		200	400	μA
TIMER							
t _{IP}	Time Interval Period	1650 selectable Time Intervals	Minimum time interval		100		ms
			Maximum time interval		7200		s
	Time Interval Setting Accuracy ⁽⁵⁾	Excluding the precis	sion of Rext		±0.6%		
	Timer Interval Setting Accuracy over supply voltage	1.8 V ≤ VDD ≤ 5.5 \	/		±25		ppm/V
tosc	Oscillator Accuracy			-0.5%		0.5%	
	Oscillator Accuracy over temperature ⁽⁶⁾	-40°C ≤ T _A ≤ 105°C			±100	±400	ppm/°C
	Oscillator Accuracy over supply voltage	1.8 V ≤ VDD ≤ 5.5 \	/		±0.4		%/V
	Oscillator Accuracy over life time ⁽⁷⁾				0.24%		
t _{DONE}	DONE Pulse width (6)			100			ns
t _{RSTn}	RSTn Pulse width				320		ms
t _{WAKE}	WAKE Pulse width				20		ms
t_Rext	Time to convert Rext				100	120	ms
DIGITAL LC	OGIC LEVELS						
VIH	Logic High Threshold DONE pin			0.7 × VDD			V
VIL	Logic Low Threshold DONE pin					0.3 × VDD	V
VOH	Logic output High Loyal WAKE nin	lout = 100 μA		VDD - 0.3			V
VOI	Logic output High Level WAKE pin	lout = 1 mA		VDD - 0.7			V
VOL	Logic output Low Level WAKE pin	lout = -100 μA				0.3	V
V	Logic output Low Level WARE pill	lout = -1 mA				0.7	V
VOL _{RSTn}	RSTn Logic output Low Level	IOL = -1 mA				0.3	V
IOH _{RSTn}	RSTn High Level output current	$VOH_{RSTn} = VDD$			1		nA
VIH_{M_RST}	Logic High Threshold DELAY/M_RST pin			1.5			V

- (1) Electrical Characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T_J > T_A. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.
- (4) The supply current excludes load and pullup resistor current. Input pins are at GND or VDD.
- (5) The accuracy for time interval settings below 1 second is ±100 ms.
- (6) This parameter is specified by design and/or characterization and is not tested in production.
- (7) Operational life time test procedure equivalent to 10 years.



7.6 Timing Requirements

			MIN ⁽¹⁾ NOM ⁽²⁾ MAX ⁽¹⁾	UNIT
tr _{RSTn}	Rise Time RSTn (3)	Capacitive load 50 pF, Rpullup 100 k Ω	11	μs
tf _{RSTn}	Fall Time RSTn ⁽³⁾	Capacitive load 50 pF, Rpullup 100 k Ω	50	ns
tr _{WAKE}	Rise Time WAKE (3)	Capacitive load 50 pF	50	ns
tf _{WAKE}	Fall Time WAKE (3)	Capacitive load 50 pF	50	ns
	DONE to RSTn or WAKE to DONE	Minimum delay ⁽⁴⁾	100	ns
tD _{DONE}	delay	Maximum delay (4)	t _{IP} - 20ms	ms
t _{M_RST}	Valid Manual Reset	Observation time 30 ms	20	ms
t _{DB}	De-bounce Manual Reset		20	ms

- (1) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.
- (2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.
- (3) This parameter is specified by design and/or characterization and is not tested in production.
- (4) In case of RSTn from its falling edge, or in case of WAKE from its rising edge.





Figure 1. TPL5010 Timing

TEXAS INSTRUMENTS

7.7 Typical Characteristics






8 Detailed Description

8.1 Overview

The TPL5010 is a system wake-up timer with a watchdog feature designed for low-power applications. The TPL5010 can be used in interrupt-driven applications and provides selectable timing from 100 ms to 7200 s.

8.2 Functional Block Diagram



8.3 Feature Description

The DONE, WAKE and RSTn signals are used to implement the watchdog function. The TPL5010 is programmed to issue a periodic WAKE pulse to a μ C which is in sleep or standby mode. After receiving the WAKE pulse, the μ C must issue a DONE signal to the TPL5010 at least 20 ms before the rising edge of the next WAKE pulse. If the DONE signal is not asserted, the TPL5010 asserts the RSTn signal to reset the μ C. A manual reset function is realized by momentarily pulling the DELAY/M_RST pin to VDD.




Figure 8. Watchdog

8.3.1 WAKE

The WAKE pulse is sent out from the TPL5010 when the programmed time interval starts (except at the beginning of the first cycle or if in the previous interval the DONE has not been received).

This signal is normally low.

8.3.2 **DONE**

The DONE pin is driven by a μ C to signal successful processing of the WAKE signal. The TPL5010 recognizes a valid DONE signal as a low to high transition. If two or more DONE signals are received within the time interval, only the first DONE signal is processed.

The DONE signal resets the counter of the watchdog only. If the DONE signal is received when the WAKE is still high, the WAKE will go low as soon as the DONE is recognized.

Feature Description (continued)

8.3.3 RSTn

To implement the reset interface between the TPL5010 and the μ C a pullup resistance is required. 100 K Ω is recommended to minimize current.

During the POR and the reading of the REXT, the RSTn signal is LOW.

RSTn is asserted (LOW) for either one of the following conditions:

- If the DELAY/M_RST pin is high for at least two consecutive cycles of the internal oscillator (approximately 20 ms).
- 2. At the beginning of a new time interval if DONE is not received at least 20 ms before the next WAKE rising edge (see Figure 8).

8.4 Device Functional Modes

8.4.1 Start-Up

During start-up after POR, the TPL5010 executes a one-time measurement of the resistance attached to the DELAY/M_RST pin to determine the desired time interval for WAKE. This measurement interval is t_{R_EXT} . During this measurement, a constant current is temporarily flowing into R_{EXT} .




Figure 9. Start-Up

8.4.2 Normal Operating Mode

During normal operating mode, the TPL5010 asserts periodic WAKE pulses in response to valid DONE pulses from the μ C. If either a manual reset is applied (logic HIGH on DELAY/M_RST pin), or the μ C does not issue a DONE pulse within the required time, the TPL5010 asserts the RSTn signal to the μ C and restarts its internal counters. See Figure 8 and Figure 10 .

8.5 Programming

8.5.1 Configuring the WAKE Interval With the DELAY/M_RST Pin

The time interval between two adjacent WAKE pulses (rising edges) is selectable through an external resistance (R_{EXT}) between the DELAY/M_RST pin and ground. The value of the resistance R_{EXT} is converted one time after POR. The allowable range of R_{EXT} is 500 Ω to 170 k Ω . At least a 1% precision resistance is recommended. See section *Timer Interval Selection Using External Resistance* on how to set the WAKE pulse interval using R_{EXT}.

The time between two adjacent RESET signals (falling edges), or between a RESET (falling edge) and a WAKE (rising edge), is given by the sum of the programmed time interval and the t_{RSTn} (reset pulse width).



Programming (continued)

8.5.2 Manual Reset

If VDD is connected to the DELAY/M_RST pin, the TPL5010 recognizes this as a manual reset condition. In this case, the time interval is not set. If the manual reset is asserted during the POR or during the reading procedure, the reading procedure is aborted and is restarted as soon as the manual reset switch is released. A pulse on the DELAY/M_RST pin is recognized as a valid manual reset only if it lasts at least 20 ms (observation time is 30 ms).

A valid manual reset resets all the counters inside the TPL5010. The counters restart only when the high digital voltage at DELAY/M_RST is removed and the next t_{RSTn} is elapsed.




Figure 10. Manual Reset

8.5.2.1 DELAY/M RST

A resistance in the range between 500 Ω and 170 k Ω needs to be connected to select a valid time interval. At the POR and during the reading of the resistance the DELAY/M_RST is connected to an analog signal chain though a mux. After the reading of the resistance the analog circuit is switched off and the DELAY/RST is connected to a digital circuit.

The manual reset detection is supported with a de-bounce feature which makes the TPL5010 insensitive to the glitches on the DELAY/M_RST pin. When a valid manual reset signal is asserted on the DELAY/M_RST pin, the RSTn signal is asserted LOW after a delay of t_{M_RST} . It remains LOW after a valid manual reset is asserted + t_{DB} + t_{RSTn} . Due to the asynchronous nature of the manual reset signal and its arbitrary duration, the LOW status of the RSTn signal maybe affected by an uncertainty of about ±5 ms.

A valid manual reset puts all the digital output signals at their default values:

- WAKE = LOW
- RSTn = asserted LOW

8.5.2.2 Circuitry

The manual reset may be implemented using a switch (momentary mechanical action). The TPL5010 offers two possible approaches according to the power consumption constraints of the application.



Programming (continued)




Figure 11. Manual Reset With SPST Switch

For use cases that do not require the lowest power consumption, using a single-pole single-throw switch may offer a lower-cost solution. The DELAY/M_RST pin may be directly connected to VDD with R_{EXT} in the circuit. The current drawn from the supply voltage during the reset is given by VDD/ R_{EXT} .




Figure 12. Manual Reset With SPDT Switch

The reset function may also be asserted by switching DELAY/M_RST from R_{EXT} to VDD using a single-pole double-throw switch, which will provide a lower power solution for the manual reset, because no current flows.

8.5.3 Timer Interval Selection Using External Resistance

To set the time interval, the external resistance R_{EXT} is selected according to Equation 1:

$$R_{EXT} = 100 \left(\frac{-b + \sqrt{b^2 - 4a(c - 100 T)}}{2a} \right)$$

where

- T is the desired time interval in seconds.
- R_{EXT} is the resistance value to use in Ω .
- a, b, and c are coefficients depending on the range of the time interval.



Programming (continued)

Table 1. Coefficients for Equation 1

SET	Time interval Range (s)	a	b	С
1	1 < T ≤ 5	0.2253	-20.7654	570.5679
2	5 < T ≤ 10	-0.1284	46.9861	-2651.8889
3	10 < T ≤ 100	0.1972	-19.3450	692.1201
4	100 < T ≤ 1000	0.2617	-56.2407	5957.7934
5	T > 1000	0.3177	-136.2571	34522.4680

EXAMPLE

Required time interval: 8 s

The coefficient set to be selected is the number 2. The formula becomes Equation 2.

$$R_{EXT} = 100 \left(\frac{46.9861 - \sqrt{46.9861^2 + 4*0.1284(-2561.8889 - 100*8)}}{2*0.1284} \right)$$
 (2)

The resistance value is 10.18 k Ω .

Table 2 and Table 3 contain example values of t_{IP} and their corresponding value of R_{EXT}.

Table 2. First 9 Time Intervals

t _{IP} (ms)	Resistance (Ω)	Closest Real Value (Ω)	Parallel of Two 1% Tolerance Resistors, (k Ω)
100	500	500	1.0 // 1.0
200	1000	1000	-
300	1500	1500	2.43 // 3.92
400	2000	2000	-
500	2500	2500	4.42 // 5.76
600	3000	3000	5.36 // 6.81
700	3500	3500	4.75 // 13.5
800	4000	4000	6.19 // 11.3
900	4500	4501	6.19 // 16.5

Table 3. Most Common Time Intervals Between 1s to 2h

t _{IP}	Calculated Resistance (kΩ)	Closest Real Value (kΩ)	Parallel of Two 1% Tolerance Resistors, ($k\Omega$)
1s	5.20	5.202	7.15 // 19.1
2s	6.79	6.788	12.4 // 15.0
3s	7.64	7.628	12.7// 19.1
4s	8.30	8.306	14.7 // 19.1
5s	8.85	8.852	16.5 // 19.1
6s	9.27	9.223	18.2 // 18.7
7s	9.71	9.673	19.1 // 19.6
8s	10.18	10.180	11.5 // 8.87
9s	10.68	10.68	17.8 // 26.7
10s	11.20	11.199	15.0 // 44.2
20s	14.41	14.405	16.9 // 97.6
30s	16.78	16.778	32.4 // 34.8
40s	18.75	18.748	22.6 // 110.0
50s	20.047	20.047	28.7 // 66.5



Table 3. Most Common Time Intervals Between 1s to 2h (continued)

t _{IP}	Calculated Resistance (kΩ)	Closest Real Value (kΩ)	Parallel of Two 1% Tolerance Resistors, (k Ω)
1min	22.02	22.021	40.2 // 48.7
2min	29.35	29.349	35.7 // 165.0
3min	34.73	34.729	63.4 // 76.8
4min	39.11	39.097	63.4 // 102.0
5min	42.90	42.887	54.9 // 196.0
6min	46.29	46.301	75.0 // 121.0
7min	49.38	49.392	97.6 // 100.0
8min	52.24	52.224	88.7 // 127.0
9min	54.92	54.902	86.6 // 150.0
10min	57.44	57.437	107.0 // 124.0
20min	77.57	77.579	140.0 // 174.0
30min	92.43	92.233	182.0 // 187.0
40min	104.67	104.625	130.0 // 536.00
50min	115.33	115.331	150.0 // 499.00
1h	124.91	124.856	221.0 // 287.00
1h30min	149.39	149.398	165.0 // 1580.0
2h	170.00	170.00	340.0 // 340.0

8.5.4 Quantization Error

The TPL5010 can generate 1650 discrete timer intervals in the range of 100 ms to 7200 s. The first 9 intervals are multiples of 100 ms. The remaining 1641 intervals cover the range between 1 s to 7200 s. Because they are discrete intervals, there is a quantization error associated with each value.

The quantization error can be evaluated according to Equation 3:

$$Err = 100 \frac{\left(T_{DESIRED} - T_{ADC}\right)}{T_{DESIRED}}$$

where

$$T_{ADC} = INT \left[\frac{1}{100} \left(aR_D^2 + bR_D + c \right) \right]$$

$$R_D = \frac{R_{EXT}}{100}$$
(3)

 R_{EXT} is the resistance calculated with Equation 1 and a, b, c are the coefficients of the equation listed in Table 1.

8.5.5 Error Due to Real External Resistance

 R_{EXT} is a theoretical value and may not be available in standard commercial resistor values. It is possible to closely approach the theoretical R_{EXT} using two or more standard values in parallel. However, standard values are characterized by a certain tolerance. This tolerance will affect the accuracy of the time interval.

The accuracy can be evaluated using the following procedure:

- 1. Evaluate the min and max values of R_{EXT} (R_{EXT_MIN}, R_{EXT_MAX} with Equation 1 using the selected commercial resistance values and their tolerances.
- 2. Evaluate the time intervals $(T_{ADC_MIN}[R_{EXT_MIN}], T_{ADC_MAX}[R_{EXT_MAX}])$ with the T_{ADC} equation mentioned in Equation 3.
- 3. Find the errors using Equation 3 with T_{ADC_MIN} , T_{ADC_MAX} .

The results of the formula indicate the accuracy of the time interval.



The example below illustrates the procedure.

- Desired time interval, T_desired = 600 s,
- Required R_{EXT} from Equation 1, R_{EXT}= 57.44 kΩ.

From Table 3 R_{EXT} can be built with a parallel combination of two commercial values with 1% tolerance: R1 = 107 k Ω , R2 = 124 k Ω . The uncertainty of the equivalent parallel resistance can be found using Equation 4:

$$uR_{11} = R_{11} \sqrt{\left(\frac{u_{R1}}{R1}\right)^2 + \left(\frac{u_{R2}}{R2}\right)^2}$$

where

• uRn (n=1,2) represent the uncertainty of a resistance (see Equation 5) (4)

$$u_{R_n} = Rn \frac{Tolerance}{\sqrt{3}} \tag{5}$$

The uncertainty of the parallel resistance is 0.82%, which means the value of R_{EXT} may range between R_{EXT_MIN} = 56.96 k Ω and R_{EXT_MAX} = 57.90 k Ω .

Using these value of R_{EXT} , the digitized timer intervals calculated by T_{ADC} equation mentioned in Equation 3 are respectively $T_{ADC_MIN} = 586.85$ s and $T_{ADC_MAX} = 611.3$ s, giving an error range of -1.88% / +2.19%. The asymmetry of the error range is due to the quadratic transfer function of the resistance digitizer.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

In battery-powered applications, one design constraint is the need for low current consumption. The TPL5010 is designed for applications where there is a need to monitor environmental conditions at a fixed time interval. Often in these applications a watchdog or other internal timer in a μ C is used to implement a wake-up function. Using the TPL5010 to implement the watchdog function will consume only tens of nA, significantly improving the power consumption of the system.

9.2 Typical Application

The TPL5010 can be used in conjunction with environment sensors to build a low-power environment data-logger, such as an air quality data-logger. In this application, due to the monitored phenomena, the μ C and the front end of the sensor spend most of the time in the idle state, waiting for the next logging interval, usually a few hundred of milliseconds. Figure 13 shows a data logging application based on a μ C and a front end for a gas sensor based on the LMP91000.




Figure 13. Data-Logger

9.2.1 Design Requirements

The design is driven by the low-current consumption constraint. The data are usually acquired on a rate that ranges between 1 s and 10 s. The highest necessity is the maximization of the battery life. The TPL5010 helps achieve that goal because it allows putting the μC in its lowest power mode. The TPL5010 will take care of the watchdog and the timing.



Typical Application (continued)

9.2.2 Detailed Design Procedure

When the main constraint is the battery life, the selection of a low power voltage reference, the μ C, and the display is mandatory. The first step in the design is the calculation of the power consumption of the devices in their different mode of operations. For instance, the LMP91000 burns most of the power when in gas measurement mode, then, according to the connected gas sensor, it has two idle states (standby and deep sleep). The same is true for the μ C, such as one of the MSP430 family, which can be placed in one of its lower power modes, such as LMP3.5 or LMP4.5. In this case, the TPL5010 can be used to implement the watchdog and wake-up timing functions.

After the power budget calculation, it is possible to select the appropriate time interval which satisfies the application constraints and maximize the life of the battery.

9.2.3 Application Curve




Figure 14. Effect of TPL5010 on Current Consumption



10 Power Supply Recommendations

The TPL5010 requires a voltage supply within 1.8 V and 5.5 V. A multilayer ceramic bypass X7R capacitor of 0.1 μ F between VDD and GND pin is recommended.

11 Layout

11.1 Layout Guidelines

The DELAY/M_RST pin is sensitive to parasitic capacitance. TI suggests that the traces connecting the resistance on this pin to GROUND be kept as short as possible to minimize parasitic capacitance. This capacitance can affect the initial set up of the time interval. Signal integrity on the WAKE and RSTn pins is also improved by keeping the trace length between the TPL5010 and the μ C short to reduce the parasitic capacitance.

11.2 Layout Example




Figure 15. Layout



12 器件和文档支持

12.1 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点:请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



🗱 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

12.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此产品说明书的浏览器版本,请查阅左侧的导航栏。

www.ti.com

10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPL5010DDCR	Active	Production	SOT-23- THIN (DDC) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX
TPL5010DDCR.A	Active	Production	SOT-23- THIN (DDC) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX
TPL5010DDCR.B	Active	Production	SOT-23- THIN (DDC) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX
TPL5010DDCT	Active	Production	SOT-23- THIN (DDC) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX
TPL5010DDCT.A	Active	Production	SOT-23- THIN (DDC) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX
TPL5010DDCT.B	Active	Production	SOT-23- THIN (DDC) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX
TPL5010DDCTG4	Active	Production	SOT-23- THIN (DDC) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX
TPL5010DDCTG4.A	Active	Production	SOT-23- THIN (DDC) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX
TPL5010DDCTG4.B	Active	Production	SOT-23- THIN (DDC) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPL5010:

Automotive: TPL5010-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Sep-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPL5010DDCR	SOT-23- THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPL5010DDCT	SOT-23- THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPL5010DDCTG4	SOT-23- THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 5-Sep-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPL5010DDCR	SOT-23-THIN	DDC	6	3000	208.0	191.0	35.0
TPL5010DDCT	SOT-23-THIN	DDC	6	250	208.0	191.0	35.0
TPL5010DDCTG4	SOT-23-THIN	DDC	6	250	208.0	191.0	35.0



SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 7. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月