









**TPD4E1B06** ZHCSAP5D - DECEMBER 2012 - REVISED OCTOBER 2023


# TPD4E1B06 4 通道超低泄漏 ESD 保护器件

### 1 特性

- 超低泄漏电流 0.5nA (最大值)
- 针对 4 条 I/O 线路的瞬态保护:
  - IEC 61000-4-2 接触放电 ±12kV
  - IEC 61000-4-2 空气间隙放电 ±15kV
  - IEC 61000-4-5 浪涌 3.0A (8/20µs)
- I/O 电容 0.7pF ( 典型值 )
- 双向 ESD 保护二极管阵列
- 低 ESD 钳位电压
- 工业温度范围: 40°C 至 125°C
- 易于布线的小型 DRL 和 DCK 封装

### 2 应用

- 血糖仪
- 平板电脑
- GPS
- 便携式媒体播放器
- 电视
- 机顶盒




#### 3 说明

TPD4E1B06 是一款 4 通道双向静电放电 (ESD) 保护 二极管阵列。这款器件特有超低泄露电流 (0.5nA) 来实 现精确模拟测量。±12kV 接触和 ±15kV 空气间隙 ESD 保护超过 IEC 61000-4-2 4 级要求。TPD4E1B06 器件 的 0.7pF 线路电容值使其非常适合精密模拟、 USB2.0、以太网、SATA、LVDS 和 1394 接口。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	<b>封装尺寸<sup>(2)</sup></b>		
TPD4E1B06	DCK (SC70, 6)	2mm × 2.1mm		
	DRL (SOT, 6)	1.6mm x 1.6mm		

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- (2) 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。





#### **Table of Contents**

1 特性	1	7.3 Feature Description	8
2 应用		7.4 Device Functional Modes	
3 说明		8 Application and Implementation	9
4 Revision History		8.1 Application Information	9
5 Pin Configuration and Functions		8.2 Typical Application	
6 Specifications		8.3 Layout	10
6.1 Absolute Maximum Ratings		9 Device and Documentation Support	12
6.2 ESD Ratings		9.1 接收文档更新通知	1 <mark>2</mark>
6.3 Recommended Operating Conditions		9.2 支持资源	12
6.4 Thermal Information		9.3 Trademarks	
6.5 Electrical Characteristics		9.4 静电放电警告	12
6.6 Typical Characteristics		9.5 术语表	
7 Detailed Description		10 Mechanical, Packaging, and Orderable	
7.1 Overview		Information	12
7.2 Functional Block Diagram			


4 Revision History 注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision C (July 2014) to Revision D (October 2023)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	更新了封装信息表以包含封装引线尺寸	
•	Updated the Feature Description section	
•	Updated the Bi-directional (ESD) Protection Diode Array section	
C	hanges from Revision B (May 2014) to Revision C (July 2014)	Page
•	Changed 2 device names from TPD4E6B06 to TPD4E1B06	9
C	hanges from Revision A (January 2013) to Revision B (May 2014)	Page
•	向数据表添加了 DRL 封装	1
•	Changed I <sub>PP</sub> , peak pulse current from 3.5 A to 3.0 A	4
•	Added the ESD Ratings table	
•	Added Recommended Operating Conditions table	
•	Changed Electrical Characteristics table to reflect operating conditions at 25 °C	
•	Added MIN V <sub>RWM</sub> value of - 5.5 V	
•	Changed V <sub>CLAMP</sub> at I <sub>PP</sub> = 1 A from 10.5 V to 10.9 V.	5
•	Changed Line Capacitance TYP value from 1 pF to 0.7 pF	
•	Added Line Capacitance MAX value of 0.95 pF.	
•	Changed I <sub>LEAK</sub> from MAX of 10 nA to 0.5 nA	
C	hanges from Revision * (December 2012) to Revision A (January 2013)	Page
•	Fixed "f" units typo from GHz to MHz for $C_L$ parameter in ELECTRICAL CHARACTERISTICS	6 table5

Copyright © 2023 Texas Instruments Incorporated



# **5 Pin Configuration and Functions**






图 5-1. DCK Package, 6-Pin SC70 (Top View)

图 5-2. DRL Package, 6-Pin SOT (Top View)

表 5-1. Pin Functions

	PIN					
NAME NO.		TYPE <sup>(1)</sup>	DESCRIPTION			
NAME	DCK	DRL				
IO1	1	1	I/O	ESD protected channel. Connect to data line as close to the connector as possible.		
IO2	2	3	I/O ESD protected channel. Connect to data line as close to the connector as possible.			
IO3	4	4	I/O ESD protected channel. Connect to data line as close to the connector as possible.			
IO4	5	6	I/O	ESD protected channel. Connect to data line as close to the connector as possible.		
GND	3	2	GND	Ground		
NC	6	5	NC	Not internally connected		

Product Folder Links: TPD4E1B06

3

<sup>(1)</sup> I = input, O = output, GND = ground, NC = no connection



#### **6 Specifications**

#### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Operating temperature range	- 40	125	°C
$I_{PP}$ , peak pulse current (tp = 8/20 $\mu$ s), IO pin to GND		3.0	Α
$P_{PP}$ , peak pulse power (tp = 8/20 $\mu$ s)		45	W

<sup>(1)</sup> Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

#### 6.2 ESD Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	ge	- 65	155	°C
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	- 4.0	4.0	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	- 1.5	1.5	kV
		IEC 61000-4-2 contact ESD	- 12	12	
		IEC 61000-4-2 air-gap ESD	- 15	15	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as 4 kV may actually have higher performance.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IO</sub>	The voltage between any two device pins should not exceed 5.5 V	- 5.5	5.5	V
T <sub>A</sub>	Operating free-air temperature	- 40	125	°C

#### **6.4 Thermal Information**

		TPD4E1B06			
	THERMAL METRIC <sup>(1)</sup>	DCK	DRL	UNIT	
		6 PINS	6 PINS	_	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	227.3	233.4		
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	79.5	95.5		
R <sub>0</sub> JB	Junction-to-board thermal resistance	72.1	68.1	°C/W	
ψJT	Junction-to-top characterization parameter	3.6	7.6		
ψ ЈВ	Junction-to-board characterization parameter	70.4	67.9		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPD4E1B06

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 1.5 kV may actually have higher performance.



#### **6.5 Electrical Characteristics**

 $T_A = 25^{\circ}C$ 


	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage		- 5.5		5.5	V
V	Clamp voltage with ESD strike,	$I_{PP}$ = 1 A, tp = 8/20 $\mu$ Sec, from I/O to GND or GND to I/O		10.9		V
$V_{CLAMP}$	IO to GND	$I_{PP}$ = 3 A, tp = 8/20 μ Sec, from I/O to GND or GND to I/O		14.5		V
D	Dynamic resistance	I <sub>TLP</sub> = 10 A to 20 A, I/O to GND		1		Ω
$R_{DYN}$	Dynamic resistance	I <sub>TLP</sub> = 10 A to 20 A, GND to I/O		0.8		72
C <sub>L</sub>	Line capacitance	f = 1 MHz, V <sub>BIAS</sub> = 2.5 V		0.7	0.95	pF
$V_{BR}$	Break-down voltage	I <sub>IO</sub> = 1 mA, from I/O to GND or GND to I/O	7		9.5	V
I <sub>LEAK</sub>	Leakage current	V <sub>IO</sub> = 2.5 V			0.5	nA

提交文档反馈


5



#### 6.6 Typical Characteristics



# **6.6 Typical Characteristics (continued)**




Product Folder Links: TPD4E1B06

#### 7 Detailed Description

#### 7.1 Overview

The TPD4E1B06 is a 4-channel bi-directional Electrostatic Discharge (ESD) protection diode array. This device features ultra low leakage current (0.5 nA) for precision analog measurements. The ±12 kV contact and ±15 kV air gap ESD protection exceeds IEC 61000-4-2 level 4 requirements. The TPD4E1B06 0.7 pF line capacitance makes it suitable for precision analog, USB2.0, Ethernet, SATA, LVDS, and 1394 interfaces.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

TPD4E1B06 diode array structure uses back-to-back diode topology to accommodate bi-directional signaling between – 5.5 V and 5.5 V. Each pin has an additional 2 steering diodes, including the ground pin. The Zener diodes are not meant to be forward biased, creating the need for having the steering diodes. If there is +8 V on IO1 and 0V on IO2, the IO1 Zener diode will breakdown and forward bias one of the steering diodes on IO2. The current will then flow out of IO2.

#### 7.3.1 Ultra Low Leakage Current 0.5 nA (Maximum)

TPD4E1B06 ultra-low leakage current supports long battery life and allows for precision analog measurements.

#### 7.3.2 Transient Protection for 4 I/O Lines

The four I/O pins of TPD4E1B06 can withstand ESD events up to ±12 kV contact and ±15 kV air gap per IEC61000-4-2.

#### 7.3.3 I/O Capacitance 0.7 pF (Typical)

TPD4E1B06 I/O pins present an ultra-low 0.7 pF capacitance to the protected signal lines, making it suitable for a wide range of applications.

#### 7.3.4 Bi-Directional (ESD) Protection Diode Array

TPD4E1B06 diode array structure uses back to back diode topology to accommodate bi-directional signaling between - 5.5 V and 5.5 V.

#### 7.3.5 Low ESD Clamping Voltage

TPD4E1B06 clamps ESD events to a safe level to protect system components.

#### 7.4 Device Functional Modes

TPD4E1B06 is a passive integrated circuit that activates whenever fast transient voltages above  $V_{BR}$  or below –  $V_{BR}$  are present on the circuit being protected. During ESD events, voltages as high as ±12 kV can be directed to ground through the internal diode network. Once the voltages on the protected line fall below the trigger levels of TPD4E1B06 (usually within 10's of nano-seconds) the device reverts to passive.

Product Folder Links: TPD4E1B06

Copyright © 2023 Texas Instruments Incorporated

#### 8 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 8.1 Application Information

TPD4E1B06 is an ESD protection diode array which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the diode, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{DYN}$  of the triggered diode holds this voltage,  $V_{CLAMP}$ , to a safe level to the protected IC.

#### 8.2 Typical Application




图 8-1. Protecting a Pair of Bi-Directional Differential Data Lines

The typical application of the TBD4E1B06 is to be placed in between the connector and the system. The low capacitance of the TBD4E1B06 gives flexibility in the end application, as it can be used on many different high speed interfaces.

#### 8.2.1 Design Requirements

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Signal range on IO1, IO2, IO3, IO4 Pins	- 5.5 V to 5.5 V
Operating frequency	1.7 GHz

#### 8.2.2 Detailed Design Procedure

The designer needs to know the following:

- · Signal range on all the protected lines
- Operating frequency

#### 8.2.2.1 Signal Range on IO1, IO2, IO3, and IO4 Pins

TPD4E1B06 has 4 protection channels for signal lines. Any I/O will support a signal range of -5.5 V to 5.5 V.

Product Folder Links: TPD4E1B06


Copyright © 2023 Texas Instruments Incorporated

提交文档反馈

#### 8.2.2.2 Operating Frequency

The 0.7 pF capacitance of each I/O channel supports data rates up to 3.4 Gbps.

#### 8.2.3 Application Curves



#### 8.3 Layout

#### 8.3.1 Layout Guidelines

- Place the device as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer should minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the diode and the connector.
- · Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the diode and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

#### 8.3.2 Layout Examples

8-3 shows a layout example for the TPD4E1B06DCK. Pins 1 and 2 and 4 and 5 are routed differentially. Pin 3 is routed to the ground plane. Pin 6 does not have an internal connection in the device and does not need to be routed anywhere on the board. It is also acceptable to connect pin 6 to the ground plane.




图 8-3. DCK Layout Example Showing Two Data Pairs, D0 and D1

8-4 shows a layout example for the TPD4E1B06DRL. Pins 1 and 6 and 3 and 4 are routed differentially. Pin 2 is routed to the ground plane. Pin 5 does not have an internal connection in the device and does not need to be routed anywhere on the board. It is also acceptable to connect pin 5 to the ground plane.

Product Folder Links: TPD4E1B06






图 8-4. DRL Layout Example Showing Two Data Pairs, D0 and D1

11

Product Folder Links: TPD4E1B06 English Data Sheet: SLVSBQ8



#### 9 Device and Documentation Support

#### 9.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 9.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 9.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TPD4E1B06



www.ti.com 4-Oct-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPD4E1B06DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ВҮР	Samples
TPD4E1B06DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(BYG, BYH)	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 4-Oct-2023

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 4-Oct-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E1B06DCKR	SC70	DCK	6	3000	178.0	8.4	2.4	2.5	1.2	4.0	8.0	Q3
TPD4E1B06DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TPD4E1B06DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3

www.ti.com 4-Oct-2023




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4E1B06DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
TPD4E1B06DRLR	SOT-5X3	DRL	6	4000	183.0	183.0	20.0
TPD4E1B06DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0

# DCK (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





PLASTIC SMALL OUTLINE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司