







TLV61046A

ZHCSGJ6B - APRIL 2017 - REVISED FEBRUARY 2021

具有功率二极管和隔离开关的 TLV61046A 28V 输出电压升压转换器

1 特性

- 输入电压范围: 1.8V 至 5.5V, 启动后低至 1.6V
- 输出电压高达 28V
- 集成式功率二极管和隔离开关
- 开关电流为 980mA (典型值)
- 输入电压为 3.6V、输出电压为 12V 时,效率高达 85%
- ±2.5% 的输出电压精度
- 在轻负载状态下进入节能工作模式
- 内部 7ms 软启动时间
- 在关断期间真正断开输入与输出之间的连接
- 输出短路保护
- 输出过压保护
- 热关断保护
- 3mm × 3mm SOT23-6 封装
- 使用 TLV61046A 并借助 WEBENCH® Power Designer 创建定制设计方案

2 应用

- PMOLED 电源
- LCD 面板
- 可穿戴设备
- 便携式医疗设备
- 传感器电源

3 说明

TLV61046A 是一款高度集成的升压转换器,专为 PMOLED 面板、LCD 偏置电源和传感器模块等应用设 计。TLV61046A 集成了 30V 电源开关、输入至输出的 隔离开关以及整流器二极管。该器件可将来自一节锂离 子电池或两节碱性电池(串联)的输入电压转换成高达 28V 的输出电压。

TLV61046A 的工作开关频率为 1.0MHz。该器件支持 使用小型外部组件。通过将 TLV61046A 的 FB 引脚和 VIN 引脚相连,可将其默认内部输出电压设置为 12V。 因此,只需要三个外部组件即可获得 12V 输出电压。 TLV61046A 的开关限流典型值为 980mA。它具有 7ms 内置软启动时间,从而能够降低浪涌电流。 TLV61046A 处于关断模式时,隔离开关会将输出与输 入断开以最大限度降低泄漏电流。TLV61046A 还具有 输出短路保护、输出过压保护和热关断功能。

TLV61046A 采用 6 引脚 3mm x 3mm SOT23-6 封装。

器件信息(1)

| 器件型号 | 封装 | 封装尺寸(标称值) |
|-----------|-------------|---------------|
| TLV61046A | SOT23-6 (6) | 2.9mm x 1.6mm |

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。






Table of Contents

| 1 特性 | 8 Application and Implementation11 |
|--|--|
| 2 应用 | 8.1 Application Information11 |
| 3 说明 | 8.2 Typical Application - 12-V Output Boost Converter 11 |
| 4 Revision History 2 | 8.3 System Examples |
| 5 Pin Configuration and Functions | 9 Power Supply Recommendations17 |
| 6 Specifications | 10 Layout18 |
| 6.1 Absolute Maximum Ratings | 10.1 Layout Guidelines18 |
| 6.2 ESD Ratings | 10.2 Layout Example18 |
| 6.3 Recommended Operating Conditions4 | 11 Device and Documentation Support19 |
| 6.4 Thermal Information4 | 11.1 Device Support19 |
| 6.5 Electrical Characteristics5 | 11.2 接收文档更新通知19 |
| 6.6 Typical Characteristics | 11.3 支持资源19 |
| 7 Detailed Description8 | 11.4 Trademarks |
| 7.1 Overview. | 11.5 静电放电警告19 |
| 7.2 Functional Block Diagram8 | 11.6 术语表 |
| 7.3 Feature Description8 | 12 Mechanical, Packaging, and Orderable |
| 7.4 Device Functional Modes | Information |
| 4 Revision History | |
| Changes from Revision A (April 2017) to Revision B | (February 2021) Page |
| • 更新了整个文档的表、图和交叉参考的编号格式。 | 1 |
| | 1 |
| | |
| • 添加了 WEBENCH 链接 | 1 |
| Changes from Revision * (April 2017) to Revision A | (April 2017) Page |



5 Pin Configuration and Functions




图 5-1. DBV Package 6-Pin SOT23 Top View

表 5-1. Pin Functions

| PIN | | TYPE | DESCRIPTION |
|-------|--------|------|---|
| NAME | NUMBER | ITPE | DESCRIPTION |
| SW | 1 | PWR | The switch pin of the converter. It is connected to the drain of the internal power MOSFET. |
| GND 2 | | PWR | Ground |
| FB | 3 | I | Voltage feedback of adjustable output voltage. Connected to the center tap of a resistor divider to program the output voltage. When it is connected to the VIN pin, the output voltage is set to 12 V by an internal feedback. |
| EN | 4 | I | Enable logic input. Logic high voltage enables the device. Logic low voltage disables the device and turns it into shutdown mode. |
| VOUT | 5 | PWR | Output of the boost converter |
| VIN | 6 | I | IC power supply input |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

| | | MIN | MAX | UNIT |
|--|-------------|-------|-----|------|
| Voltage range at terminals ⁽²⁾ | VIN, EN, FB | - 0.3 | 6 | V |
| ontage range at terminals (4) | SW, VOUT | - 0.3 | 32 | V |
| Operating junction temperature range, T _J | | - 40 | 150 | °C |
| Storage temperature range, T _{stg} | | - 65 | 150 | °C |

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|------------------------|-------------------------|--|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽²⁾ | ±2000 | ٧ |
| V _(ESD) (1) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽³⁾ | ±500 | V |

- (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- 3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | TYP | MAX | UNIT |
|------------------|------------------------------------|---------|-----|--------|------|
| V _{IN} | Input voltage range | 1.8 | | 5.5 | V |
| V _{OUT} | Output voltage range | 3.3 | | 28 | V |
| L | Effective inductance range | 2.2×0.7 | 10 | 22×1.3 | μH |
| C _{IN} | Effective input capacitance range | 0.22 | 1.0 | | μF |
| C _{OUT} | Effective output capacitance range | 0.22 | 1.0 | 10 | μF |
| TJ | Operating junction temperature | - 40 | | 125 | °C |

6.4 Thermal Information

| | | TLV61046A | |
|------------------------|--|-------------|------|
| | THERMAL METRIC(1) | DBV (SOT23) | UNIT |
| | | 6 PINS | |
| R ₀ JA | Junction-to-ambient thermal resistance | 177.7 | |
| R _{θ JC(top)} | Junction-to-case (top) thermal resistance | 120.6 | |
| R ₀ JB | Junction-to-board thermal resistance | 33.2 | °C/M |
| ψ _{JT} | Junction-to-top characterization parameter | 21.5 | °C/W |
| ψ ЈВ | Junction-to-board characterization parameter | 32.6 | |
| R ₀ JC(bot) | Junction-to-case (bottom) thermal resistance | n/a | |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TLV61046A

6.5 Electrical Characteristics


 $T_A = -40^{\circ}\text{C}$ to 85°C, $V_{IN} = 3.6 \text{ V}$ and $V_{OUT} = 12 \text{ V}$. Typical values are at $T_A = 25^{\circ}\text{C}$, unless otherwise noted.


| IA T | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|----------------------|---|--|-------|-------|----------|------|--|
| POWER S | UPPLY | | | | | | |
| V _{IN} | Input voltage range | | 1.8 | | 5.5 | V | |
| ., | | V _{IN} rising | | 1.75 | 1.8 | _ V | |
| V _{IN_UVLO} | Under voltage lockout threshold | V _{IN} falling | | 1.55 | 1.6 | V | |
| V _{IN_HYS} | VIN UVLO hysteresis | | | 200 | | mV | |
| I _{Q_VIN} | Quiescent current into VIN pin | IC enabled, no load, no switching, V_{IN} = 1.8 V to 5.5 V, V_{OUT} = 12 V | | 110 | 200 | μA | |
| I _{SD} | Shutdown current into VIN pin | IC disabled, V _{IN} = 1.8 V to 5.5 V, T _A = 25°C | | 0.1 | 1.0 | μA | |
| OUTPUT | | | | | <u>'</u> | | |
| V _{OUT} | Output voltage range | | 3.3 | | 28 | V | |
| V _{OUT_12V} | 12-V output voltage accuracy | FB pin connected to VIN pin, T _J =0°C to 125°C | 11.7 | 12.1 | 12.4 | V | |
| V_{REF} | | PWM mode, T _A =25°C | 0.783 | 0.795 | 0.807 | V | |
| V_{REF} | Feedback voltage | PWM mode, T _J =-40°C to 125°C | 0.775 | 0.795 | 0.815 | V | |
| V _{OVP} | | PFM mode, T _A =25°C | | 0.803 | | V | |
| V _{OVP} | Output overvoltage protection threshold | | 28 | 29.2 | 30.4 | V | |
| V _{OVP_HYS} | Over voltage protection hysteresis | | | 0.9 | | V | |
| I _{FB_LKG} | Leakage current into FB pin | T _A = 25°C | | | 200 | nA | |
| I _{SW_LKG} | Leakage current into SW pin | IC disabled, T _A = 25°C | | | 500 | nA | |
| POWER S | WITCH | -1 | | | | | |
| <u> </u> | Isolation MOSFET on resistance | V _{OUT} = 12 V | | 850 | | | |
| R _{DS(on)} | Low-side MOSFET on resistance | V _{OUT} = 12 V | | 450 | | mΩ | |
| f _{SW} | Switching frequency | V _{IN} = 3.6 V, V _{OUT} = 12 V, PWM mode | 850 | 1050 | 1250 | kHz | |
| t _{ON_min} | Minimal switch on time | | | 150 | 250 | ns | |
| | Da ala assidada associada limeid | V _{IN} = 3.6 V, V _{OUT} = 12 V | 680 | 980 | 1250 | mA | |
| I _{LIM_SW} | Peak switch current limit | V _{IN} = 2.4 V, V _{OUT} = 3.3 V | 20 | | | mA | |
| I _{LIM_CHG} | Pre-charge current | V _{IN} = 3.6 V, V _{OUT} = 0 V | | 30 | 50 | mA | |
| t _{STARTUP} | Startup time | V _{OUT} from V _{IN} to 12 V, C _{OUT_effective} = 2.2 μF, I _{OUT} = 0 A | 2 | 5 | | ms | |
| LOGIC INT | ERFACE | | | | | | |
| V _{EN_H} | EN Logic high threshold | | | | 1.2 | V | |
| V _{EN_L} | EN Logic Low threshold | | 0.4 | | | V | |
| PROTECT | ION | | | | | | |
| T _{SD} | Thermal shutdown threshold | T _J rising | | 150 | | °C | |
| T _{SD HYS} | Thermal shutdown hysteresis | T _J falling below T _{SD} | | 20 | | °C | |



6.6 Typical Characteristics

 V_{IN} = 3.6 V, V_{OUT} = 12 V, T_A = 25°C, unless otherwise noted.





12-V Fixed Output Voltage (V) 12.05 12 11.95 -40 20 40 60 Temperature (°C) 100

 V_{IN} = 3.6 V, V_{OUT} = 12 V, FB pin connected to VIN pin, PWM






图 6-4. FB Reference Voltage vs Temperature









图 6-6. Quiescent Current into VIN vs Input Voltage

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

 V_{IN} = 3.6 V, V_{OUT} = 12 V, T_A = 25°C, unless otherwise noted.



7 Detailed Description


7.1 Overview

The TLV61046A is a highly-integrated boost converter designed for applications requiring high voltage and small solution size such as PMOLED panel power supply and sensor module. The TLV61046A integrates a 30-V power switch, an input to output isolation switch, and a rectifier diode. It can output up to 28 V from input of a Li+battery or two-cell alkaline batteries in series.

One common issue with conventional boost regulators is the conduction path from input to output even when the power switch is turned off. It creates three problems, which are inrush current during start-up, output leakage current during shutdown, and excessive over load current. In the TLV61046A, the isolation switch is turned off under shutdown mode and over load conditions, thereby opening the current path. Thus, the TLV61046A can truely disconnect the load from the input voltage and minimize the leakage current during shutdown mode.

The TLV61046A operates with a switching frequency at 1.0 MHz. This allows the use of small external components. The TLV61046A has an internal default 12-V output voltage setting by connecting the FB pin to the VIN pin. Thus, it only needs three external components to get 12-V output voltage. The TLV61046A has typical 980-mA switch current limit. It has 7-ms built-in soft start time to minimize the inrush current. The TLV61046A also implements output short circuit protection, output overvoltage protection, and thermal shutdown.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Undervoltage Lockout

An undervoltage lockout (UVLO) circuit stops the operation of the converter when the input voltage drops below the typical UVLO threshold of 1.55 V. A hysteresis of 200 mV is added so that the device cannot be enabled again until the input voltage goes up to 1.75 V. This function is implemented in order to prevent malfunctioning of the device when the input voltage is between 1.55 V and 1.75 V.

7.3.2 Enable and Disable

When the input voltage is above the maximal UVLO rising threshold of 1.8 V and the EN pin is pulled high, the TLV61046A is enabled. When the EN pin is pulled low, the TLV61046A goes into shutdown mode. The device stops switching and the isolation switch is turned off, providing the isolation between input and output. In shutdown mode, less than 1-µA input current is consumed.

7.3.3 Soft Start

The TLV61046A begins soft start when the EN pin is pulled high. At the beginning of the soft start period, the isolation FET is turned on slowly to charge the output capacitor with 30-mA current for about 2 ms. This is called the pre-charge phase. After the pre-charge phase, the TLV61046A starts switching. This is called switching soft-start phase. An internal soft start circuit limits the peak inductor current according to the output voltage. When the output voltage is below 3 V, the peak inductor current is limited to 140 mA. Along with the output voltage going up from 3 V to 5 V, the peak current limit is gradually increased to the normal value of 980 mA. The switching soft start phase is about 5 ms typically. The soft start function reduces the inrush current during start-up.

7.3.4 Overvoltage Protection

The TLV61046A has internal output overvoltage protection (OVP) function. When the output voltage exceeds the OVP threshold of 29.2 V, the device stops switching. Once the output voltage falls 0.9 V below the OVP threshold, the device resumes operation again.

7.3.5 Output Short Circuit Protection

The TLV61046A starts to limit the output current whenever the output voltage drops below 4 V. The lower output voltage, the smaller output current limit. When the VOUT pin is shorted to ground, the output current is limited to less than 200 mA. This function protects the device from being damaged when the output is shorted to ground.

7.3.6 Thermal Shutdown

The TLV61046A goes into thermal shutdown once the junction temperature exceeds the thermal shutdown termperature threshold of 150°C typically. When the junction temperature drops below 130°C typically, the device starts operating again.

7.4 Device Functional Modes

The TLV61046A has two operation modes, PWM mode and power save mode.

7.4.1 PWM Mode

The TLV61046A uses a quasi-constant 1.0-MHz frequency pulse width modulation (PWM) at moderate to heavy load current. Based on the input voltage-to-output votlage ratio, a circuit predicts the required off-time. At the beginning of the switching cycle, the NMOS switching FET, shown in the functional block diagram, is turned on. The input voltage is applied across the inductor and the inductor current ramps up. In this phase, the output capacitor is discharged by the load current. When the inductor current hits the current threshold that is set by the output of the error amplifier, the PWM switch is turned off, and the power diode is forward-biased. The inductor transfers its stored energy to replenish the output capacitor and supply the load. When the off-time is expired, the next switching cycle starts again. The error amplifier compares the FB pin voltage with an internal reference votlage, and its output determines the inductor peak current.

The TLV61046A has a built-in compensation circuit that can accommodate a wide range of input voltage, output voltage, inductor value, and output capacitor value for stable operation.

7.4.2 Power Save Mode

The TLV61046A implements a power save mode with pulse frequency modulation (PFM) to improve efficiency at light load. When the load current decreases, the inductor peak current set by the output of the error amplifier declines to regulate the output voltage. When the inductor peak current hits the low limit of 200 mA, the output voltage will exceed the setting voltage as the load current decreases further. When the FB voltage hits the PFM reference voltage, the TLV61046A goes into power save mode. In power save mode, when the FB voltage rises and hits the PFM reference voltage, the device continues switching for several cycles because of the delay time

of the internal comparator, then it stops switching. The load is supplied by the output capacitor and the output voltage declines. When the FB voltage falls below the PFM reference voltage, after the delay time of the comparator, the device starts switching again to ramp up the output voltage.




图 7-1. Output Voltage in PWM Mode and PFM Mode



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TLV61046A is a boost DC-DC converter integrating a power switch, an input to output isolation switch, and a rectifier diode. The device supports up to 28-V output with the input voltage ranging from 1.8 V to 5.5 V. The TLV61046A adopts the current-mode control with adaptive constant off-time. The switching frequency is quasiconstant at 1.0 MHz. The isolation switch disconnects the output from the input during shutdown to minimize leakage current.

The following design procedure can be used to select component values for the TLV61046A.

8.2 Typical Application - 12-V Output Boost Converter




图 8-1. 12-V Boost Converter

8.2.1 Design Requirements

表 8-1. Design Requirements

| PARAMETERS | VALUES | | | |
|-----------------------|---------------|--|--|--|
| Input Voltage | 2.7 V ~ 4.2 V | | | |
| Output Voltage | 12 V | | | |
| Output Current | 50 mA | | | |
| Output Voltage Ripple | ±50 mV | | | |

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TLV61046A device with the WEBENCH® Power Designer.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Programming the Output Voltage

There are two ways to set the output voltage of the TLV61046A. When the FB pin is connected to the input voltage, the output voltage is fixed to 12 V. This function makes the TLV61046A only need three external components to minimize the solution size. The second way is to use an external resistor divider to set the desired output voltage.

By selecting the external resistor divider R1 and R2, as shown in 方程式 1, the output voltage is programmed to the desired value. When the output voltage is regulated, the typical voltage at the FB pin is V_{RFF} of 795 mV.

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2$$
 (1)

where

- V_{OUT} is the desired output voltage
- V_{RFF} is the internal reference voltage at the FB pin

For best accuracy, R2 should be kept smaller than 80 k Ω to ensure the current flowing through R2 is at least 100 times larger than the FB pin leakage current. Changing R2 towards a lower value increases the immunity against noise injection. Changing the R2 towards a higher value reduces the quiescent current for achieving higher efficiency at low load currents.

8.2.2.3 Inductor Selection

Because the selection of the inductor affects steady state operation, transient behavior, and loop stability, the inductor is the most important component in power regulator design. There are three important inductor specifications, inductor value, saturation current, and dc resistance (DCR).

The TLV61046A is designed to work with inductor values between 2.2 μ H and 22 μ H. Follow 方程式 2 to 方程式 4 to calculate the peak current of the inductor for the application. To calculate the peak current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To have enough design margin, choose the inductor value with -30% tolerance, and a low power-conversion efficiency for the calculation.

In a boost regulator, the inductor dc current can be calculated with 方程式 2.

$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(2)

where

- V_{OUT} is output voltage
- · IOUT is output current
- V_{IN} is input voltage

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

• η is power conversion efficiency, use 80% for most applications

The inductor ripple current is calculated with 方程式 3 for an asynchronous boost converter in continuous conduction mode (CCM).

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times (V_{OUT} + 0.8V - V_{IN})}{L \times f_{SW} \times (V_{OUT} + 0.8V)}$$
(3)

where

- ∆ I_{L(P-P)} is inductor ripple current
- · L is inductor value
- f SW is switching frequency
- V_{OUT} is output voltage
- V_{IN} is input voltage

Therefore, the inductor peak current is calculated with 方程式 4.

$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2} \tag{4}$$

Normally, it is advisable to work with an inductor peak-to-peak current of less than 40% of the average inductor current for maximum output current. A smaller ripple from a larger valued inductor reduces the magnetic hysteresis losses in the inductor and EMI. But in the same way, load transient response time is increased. Because the TLV61046A is for relatively small output current application, the inductor peak-to-peak current can be as high as 200% of the average current with a small inductor value, which means the TLV61046A always works in DCM mode. 表 8-2 lists the recommended inductors for the TLV61046A.

| | 表 | 8-2. Recommeı | nded Inductors for the T | LV61046A |
|--------|-------|---------------|--------------------------|----------|
| NUMBER | L(µH) | DCR MAX (m Ω) | SATURATION CURRENT (A) | SIZE (Lx |

| PART NUMBER | L(µH) | DCR MAX (m Ω) | SATURATION CURRENT (A) | SIZE (LxWxH) | VENDOR ⁽¹⁾ |
|-----------------|-------|-----------------------|------------------------|--------------|-----------------------|
| FDSD0420-H-100M | 10 | 200 | 2.5 | 4.2x4.2x2.0 | Toko |
| CDRH3D23/HP | 10 | 198 | 1.02 | 4.0x4.0x2.5 | Sumida |
| 74438336100 | 10 | 322 | 2.35 | 3.2x3.2x2.0 | Wurth |
| VLS4012-4R7M | 4.7 | 132 | 1.1 | 4.0x4.0x1.2 | TDK |

(1) See Third-party Products Disclaimer

8.2.2.4 Input and Output Capacitor Selection

The output capacitor is mainly selected to meet the requirements for output ripple and loop stability. This ripple voltage is related to the capacitance of the capacitor and its equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated by:

$$C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times V_{RIPPLE}}$$
(5)

where

- D_{MAX} is maximum switching duty cycle
- V_{RIPPLE} is peak to peak output voltage ripple

The ESR impact on the output ripple must be considered if tantalum or aluminum electrolytic capacitors are used.

Care must be taken when evaluating a ceramic capacitor's derating under dc bias, aging, and ac signal. For example, the dc bias can significantly reduce capacitance. A ceramic capacitor can lose more than 50% of its

Copyright © 2021 Texas Instruments Incorporated


Submit Document Feedback

capacitance at its rated voltage. Therefore, always leave margin on the voltage rating to ensure adequate capacitance at the required output voltage.


It is recommended to use the output capacitor with effective capacitance in the range of 0.47 $\,\mu$ F to 10 $\,\mu$ F. The output capacitor affects loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable. Increasing the output capacitor makes the output voltage ripple smaller in PWM mode.

For input capacitor, a ceramic capacitor with more than 1.0 µF is enough for most applications.

8.2.3 Application Performance Curves







8.3 System Examples

8.3.1 Fixed 12-V Output Voltage with Three External Components

The TLV61046A can output fixed 12-V voltage by connecting the FB pin to the VIN pin to save the external resistor divider. The № 8-9 shows the application circuit.




图 8-9. Fixed 12-V Output Voltage by Connecting the FB Pin to VIN Pin



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 1.8 V to 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of $47~\mu F$. The output current of the input power supply needs to be rated according to the supply voltage, output voltage, and output current of the TLV61046A.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



10 Layout

10.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If the layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switch rise and fall time are very fast. To prevent radiation of high frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs not only to be close to the VIN pin, but also to the GND pin in order to reduce input supply ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier diode, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise and fall time and should be kept as short as possible. Therefore, the output capacitors need not only to be close to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin.

10.2 Layout Example

A large ground plane on the bottom layer connects the ground pins of the components on the top layer through vias.




图 10-1. PCB Layout Example

11 Device and Documentation Support

11.1 Device Support

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.1.2 Development Support

11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TLV61046A device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}) , output voltage (V_{OUT}) , and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 31-Oct-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|------------------|-----------------------|------|---------------|--------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| TLV61046ADBVR | Active | Production | SOT-23 (DBV) 6 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1C4F |
| TLV61046ADBVR.A | Active | Production | SOT-23 (DBV) 6 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1C4F |
| TLV61046ADBVT | Active | Production | SOT-23 (DBV) 6 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1C4F |
| TLV61046ADBVT.A | Active | Production | SOT-23 (DBV) 6 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1C4F |
| TLV61046ADBVTG4 | Active | Production | SOT-23 (DBV) 6 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1C4F |
| TLV61046ADBVTG4.A | Active | Production | SOT-23 (DBV) 6 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 1C4F |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 31-Oct-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV61046ADBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV61046ADBVT | SOT-23 | DBV | 6 | 250 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV61046ADBVTG4 | SOT-23 | DBV | 6 | 250 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV61046ADBVR | SOT-23 | DBV | 6 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV61046ADBVT | SOT-23 | DBV | 6 | 250 | 210.0 | 185.0 | 35.0 |
| TLV61046ADBVTG4 | SOT-23 | DBV | 6 | 250 | 210.0 | 185.0 | 35.0 |



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月