

TLK2711-SP 1.6Gbps 至 2.5Gbps V 类收发器

1 特性

- 1.6Gbps 至 2.5Gbps (千兆位/秒) 串行器/解串器
- 热插拔保护
- 高性能 68 引脚陶瓷 Quad Flat Pack 封装 (HFG)
- 低功耗运行
- 串行输出上的可编程预加重水平
- 可连接背板、铜电缆或光学转换器的接口
- 片上 8 位/10 位编码/解码, comma 检测
- 片上 PLL 利用低速参考信号提供时钟合成
- 低功耗: < 500mW
- 并行数据输入信号上的 3V 容差
- 16 位并行 TTL 兼容数据接口
- 专为高速背板互连和点对点数据链路而设计
- 军用级温度范围 (-55°C 至 125°C T_{case})
- 信号损失 (LOS) 检测
- RX 上集成 50Ω 端接电阻器
- 可提供工程评估 (EM) 样品¹

2 应用

- 点对点高速 I/O
- 数据采集
- 数据处理

3 说明

TLK2711-SP 属于数千兆位收发器的 WizardLink 收发器系列, 专用于超高速双向点对点数据传输系统。TLK2711-SP 支持 1.6Gbps 至 2.5Gbps 的有效串行接口速度, 可提供高达 2Gbps 的数据带宽。

TLK2711-SP 的主要应用是通过约 50 Ω 的控制阻抗介质针对点对点基带数据传输提供高速 I/O 数据通道。传输介质可以是印刷电路板、铜缆或光纤电缆。数据传输的最大速率和距离取决于介质的衰减特性和环境的噪声耦合。

该器件还可通过减少线迹、连接器引脚和发送/接收引脚的数量, 来取代并行数据传输架构。加载到发送器的并行数据通过串行通道传送到接收器, 串行通道可以是同轴铜缆、控制阻抗背板或光纤链路。然后将其重构为其原始并行格式。与并行解决方案相比, 它可以节省大量的功耗和成本, 并且可以面向未来提供可扩展性, 以提高数据速率。

TLK2711-SP 可执行并行至串行和串行至并行的数据转换。时钟提取充当物理层 (PHY) 接口器件。串行收发器接口的最高速度为 2.5Gbps。发送器以基于所提供的参考时钟 (TXCLK) 的速率锁存 16 位并行数据。使

用 8 位/10 位 (8b/10b) 编码格式将 16 位并行数据内部编码为 20 位。然后以 20 倍的参考时钟 (TXCLK) 速率以差动方式发送所生成的 20 位字。接收器部分对输入数据执行串行至并行转换, 将产生的 20 位宽的并行数据同步到恢复时钟 (RXCLK)。然后它使用 8 位/10 位解码格式解码 20 位宽数据, 从而在接收数据引脚 (RXD0 - RXD15) 产生 16 位的并行数据。结果产生 1.28Gbps 至 2Gbps (16 位数据 × 频率) 的有效数据负载。

TLK2711-SP 采用 68 引脚陶瓷非导电连接杆封装 (HFG)。

备注

商用 TLK2711 器件中所示的名为 *TLK2711 1.6GBPS 至 2.7GBPS 收发器数据表 - PLL 错误锁定问题勘误表* 不适用于 TLK2711-SP 器件。TLK2711-SP 在功能上等同于 TLK2711A 商用器件。

TLK2711-SP 提供了用于自测用途的内部回送功能。来自串行器的串行数据直接传递给解串器, 为协议器件提供对物理接口的功能性自检。

¹ 这些器件仅适用于工程评估。以非合规性流程对其进行了处理 (例如, 未进行老化处理等操作), 并且仅在 25°C 的额定温度下进行了测试。这些器件不适用于鉴定、量产、辐射测试或飞行。这些器件无法在 -55°C 至 125°C 的完整 MIL 额定温度范围内或使用寿命期间保证其性能。



TLK2711-SP 有一个 LOS 检测电路，用于传入信号不再具有足够的电压幅度以确保时钟恢复电路处于锁定状态的情况。

TLK2711-SP 通过将来自两个 TLK2711-SP 器件的接收数据总线引脚连接在一起，从而允许用户实施冗余端口。如果启用器件 (ENABLE = H)，则将 LCKREFN 置为低电平状态会导致接收数据总线引脚 (RXD0 - RXD15、RXCLK、RKLSB 和 RKMSB) 进入高阻抗状态。这样会将器件置于仅发送模式，因为接收器未跟踪数据。上电复位期间，LCKREFN 必须取消置位至高电平状态 (请参阅[上电复位](#)部分)。如果器件已被禁用 (ENABLE = L)，则 RKMSB 将输出 LOS 检测器的状态 (低电平有效 = LOS)。所有其他接收输出均将保持高阻抗状态。

TLK2711-SP I/O 兼容 3V。TLK2711-SP 的额定工作温度范围为 -55°C 至 $125^{\circ}\text{C}_{\text{case}}$ 。


TLK2711-SP 设计为支持热插拔。片上上电复位电路将 RXCLK 保持为低电平，并在通电期间在并行端输出信号引脚以及 TXP 和 TXN 上变为高阻抗状态。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TLK2711-SP	HFG (CFP, 68)	13.97mm × 13.97mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



† For ac coupling

Copyright © 2018, Texas Instruments Incorporated

外部组件互连

Table of Contents

1 特性	1	6.3 Feature Description.....	13
2 应用	1	6.4 Device Functional Modes.....	20
3 说明	1	7 Application and Implementation	21
4 Pin Configuration and Functions	4	7.1 Application Information.....	21
5 Specifications	6	7.2 Typical Application.....	21
5.1 Absolute Maximum Ratings.....	6	7.3 Power Supply Recommendations.....	22
5.2 ESD Ratings.....	6	7.4 Layout.....	22
5.3 Recommended Operating Conditions.....	7	8 Device and Documentation Support	24
5.4 Thermal Information.....	7	8.1 接收文档更新通知.....	24
5.5 TTL Input Electrical Characteristics.....	7	8.2 支持资源.....	24
5.6 Transmitter/Receiver Electrical Characteristics.....	8	8.3 Trademarks.....	24
5.7 Reference Clock (TXCLK) Timing Requirements.....	9	8.4 静电放电警告.....	24
5.8 TTL Output Switching Characteristics.....	9	8.5 术语表.....	24
5.9 Typical Characteristics.....	11	9 Revision History	24
6 Detailed Description	12	10 Mechanical, Packaging, and Orderable Information	25
6.1 Overview.....	12		
6.2 Functional Block Diagram.....	12		

4 Pin Configuration and Functions




图 4-1. HFG Package 68-Pin CFP Top View

PIN		I/O	DESCRIPTION
NAME	NO.		
DOUTTXN DOUTTXP	63 64	O	Serial transmit outputs. TXP and TXN are differential serial outputs that interface to copper or an optical I/F module. These pins transmit NRZ data at a rate of 20× the TXCLK value. TXP and TXN are put in a high-impedance state when LOOPEN is high and are active when LOOPEN is low. During power-on reset, these pins are high impedance.
ENABLE	25	I ⁽¹⁾	Device enable. When this pin is held low, the device is placed in power-down mode. Only the signal detect circuit on the serial receive pair is active. When in power-down mode, RKMSB will output the status of signal detect circuit (LOS). When asserted high while the device is in power-down mode, the transceiver is reset before beginning normal operation.
GND	5, 13, 17, 19, 29, 34, 35, 45, 51, 55, 58, 62, 65	—	Analog and digital logic ground. Provides a ground for the logic circuits, digital I/O buffers, and the high-speed analog circuits.
LCKREFN	26	I ⁽¹⁾	Lock to reference. When LCKREFN is low, the receiver clock is frequency locked to TXCLK. This places the device in a transmit-only mode since the receiver is not tracking the data. When LCKREFN is asserted low, the receive data bus pins (RXD0 through RXD15, RXCLK, RKLSB, and RKMSB) are in a high-impedance state if device is enabled (ENABLE = H). If device is disabled (ENABLE = L), then RKMSB will output the status of the LOS detector (active low = LOS). All other receive outputs will remain high-impedance. When LCKREFN is deasserted high, the receiver is locked to the received data stream. LCKREFN must be deasserted to a high state during power-on reset. See Power-On Reset .

PIN		I/O	DESCRIPTION
NAME	NO.		
LOOPEN	22	I ⁽²⁾	Loop enable. When LOOPEN is active high, the internal loopback path is activated. The transmitted serial data is directly routed internally to the inputs of the receiver. This provides a self-test capability in conjunction with the protocol device. The TXP and TXN outputs are held in a high-impedance state during the loopback test. LOOPEN is held low during standard operational state, with external serial outputs and inputs active.
PRE	60	I ⁽²⁾	Preemphasis control. Selects the amount of preemphasis to be added to the high-speed serial output drivers. Left low or unconnected, 5% preemphasis is added. Pulled high, 20% preemphasis is added.
PRBSEN	27	I ⁽²⁾	PRBS test enable. When asserted high, results of pseudo-random bit stream (PRBS) tests can be monitored on the RKLSB pin. A high on RKLSB indicates that valid PRBS is being received.
RKLSB	30	O	K-code indicator/PRBS test results. When RKLSB is asserted high, an 8-bit/10-bit K code was received and is indicated by data bits RXD0 through RXD7. When RKLSB is asserted low, an 8-bit/10-bit D code is received and is presented on data bits RXD0 through RXD7. When PRBSEN is asserted high, this pin is used to indicate status of the PRBS test results (high = pass).
RKMSB	31	O	K-code indicator. When RKMSB is asserted high an 8-bit/10-bit K code was received and is indicated by data bits RXD8 through RXD15. When RKMSB is asserted low an 8-bit/10-bit D code was received and is presented on data bits RXD8 through RXD15. If the differential signal on RXN and RXP drops below 200mV, RXD0 - RXD15, RKLSB, and RKMSB are all asserted high. When device is disabled (ENABLE = L), RKMSB will output the status of LOS. Active low = LOS detected.
RXCLK RX_CLK	43	O	Recovered clock. Output clock that is synchronized to RXD0 through RXD9, RKLSB, and RKMSB. RXCLK is the recovered serial data rate clock divided by 20. RXCLK is held low during power-on reset.
RXD0 RXD1 RXD2 RXD3 RXD4 RXD5 RXD6 RXD7 RXD8 RXD9 RXD10 RXD11 RXD12 RXD13 RXD14 RXD15	54 53 52 49 48 47 46 44 42 41 39 38 37 36 33 32	O	Receive data bus. These outputs carry 16-bit parallel data output from the transceiver to the protocol device, synchronized to RXCLK. The data is valid on the rising edge of RXCLK as shown in 图 6-4. These pins are in high-impedance state during power-on reset.
DINRXN DINRXP	56 57	I	Serial receive inputs. RXP and RXN together are the differential serial input interface from a copper or an optical I/F module.
TESTEN	28	I ⁽²⁾	Test mode enable. This pin should be left unconnected or tied low.
TKLSB	23	I ⁽²⁾	K-code generator (LSB). When TKLSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD0 through TXD7. When TKLSB is low, an 8-bit/10-bit D code is transmitted as controlled by data bits TXD0 through TXD7.
TKMSB	21	I ⁽²⁾	K-code generator (MSB). When TKMSB is high, an 8-bit/10-bit K code is transmitted as controlled by data bits TXD8 through TXD15. When TKMSB is low, an 8-bit/10-bit D code is transmitted as controlled by data bits TXD8 through TXD15.
TXCLK GTX_CLK	8	I	Reference clock. TXCLK is a continuous external input clock that synchronizes the transmitter interface signals TKMSB, TKLSB, and TXD0 - TXD15. The frequency range of TXCLK is 80 to 125MHz. The transmitter uses the rising edge of this clock to register the 16-bit input data TXD0 through TXD15 for serialization.

PIN		I/O	DESCRIPTION
NAME	NO.		
TXD0	66	I	Transmit data bus. These inputs carry the 16-bit parallel data output from a protocol device to the transceiver for encoding, serialization, and transmission. This 16-bit parallel data is clocked into the transceiver on the rising edge of TXCLK as shown in 图 6-1.
TXD1	67		
TXD2	68		
TXD3	2		
TXD4	3		
TXD5	4		
TXD6	6		
TXD7	7		
TXD8	10		
TXD9	11		
TXD10	12		
TXD11	14		
TXD12	15		
TXD13	16		
TXD14	18		
TXD15	20		
VDD	1, 9, 24, 40, 50		Digital logic power. Provides power for all digital circuitry and digital I/O buffers.
VDDA	59, 61		Analog power. VDDA provides a supply reference for the high-speed analog circuits, receiver, and transmitter.

- (1) Internal 10-k Ω pullup.
(2) Internal 10-k Ω pulldown.

5 Specifications

5.1 Absolute Maximum Ratings

over operating temperature (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{DD}	Supply voltage ⁽²⁾	– 0.3	3	V
Voltage	TXD0 to TXD15, ENABLE, TXCLK, TKMSB, TKLSB, LOOPEN, PRBSEN, LCKREFN, PRE, TESTEN	– 0.3	4	V
	RXD0 to RXD15, RKMSB, RKLSB, RXCLK	– 0.3	V _{DD} + 0.35	
	DINRXP, DINRXN, DOUTTXP, DOUTTXN	– 0.35	V _{DDA} + 0.35	
Maximum cumulative exposure of unpowered receiver to external inputs ⁽³⁾			10	hours
T _C	Characterized case operating temperature	– 55	125	°C
T _{stg}	Storage temperature	– 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential I/O bus voltages, are stated with respect to network ground.
(3) The TLK2711-SP shows no performance degradation when an external powered transmitter sends a signal to an unpowered receiver for short periods of time (up to 10 hours of lifetime of the device). Characterization was performed using maximum V_{OD}, minimum frequency and typical V_{CM} from recommended operating conditions for the specified period of time.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000 V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	Frequency range 1.6Gbps to 2Gbps	2.375	2.5	2.625	V
		Frequency range 1.6Gbps to 2.5Gbps	2.5	2.6	2.7	
I _{CC}	Supply current	Frequency = 1.6Gbps, PRBS pattern		110		mA
		Frequency = 2.5Gbps, PRBS pattern		160		
P _D	Power dissipation	Frequency = 1.6Gbps, PRBS pattern		275		mW
		Frequency = 2.5Gbps, PRBS pattern		400		
		Frequency = 2.5Gbps, PRBS pattern			550	
	Shutdown current	Enable = 0, V _{DDA} , V _{DD} pins, V _{DD} = MAX		3		mA
	PLL startup lock time	V _{DD} , V _{DDC} = 2.375V		0.1	0.4	ms
	Data acquisition time			1024		bits
T _c	Operating case temperature		- 55		125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TLK2711-SP	UNIT
		HFG (CFP)	
		68 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	36.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	21.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	23.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	14.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	23.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	9.4	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 TTL Input Electrical Characteristics

over recommended operating conditions (unless otherwise noted),

TTL signals: TXD0 - TXD15, TXCLK, LOOPEN, LCKREFN, ENABLE, PRBS_EN, TKLSB, TKMSB, PRE

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	High-level input voltage	See 图 5-1	1.7		V
V _{IL}	Low-level input voltage	See 图 5-1		0.8	V
I _{IH}	Input high current	V _{DD} = MAX, V _{IN} = 2V		40	μA
I _{IL}	Input low current	V _{DD} = MAX, V _{IN} = 0.4V	- 40		μA
C _I	Receiver input capacitance		6		pF
t _r	Rise time, TXCLK, TKMSB, TKLSB, TXD0 to TXD15	0.7 to 1.9V, C = 5pF, See 图 5-1	1		ns
t _f	Fall time, TXCLK, TKMSB, TKLSB, TXD0 to TXD15	1.9 to 0.7V, C = 5pF, See 图 5-1	1		ns
t _{su}	TXD0 to TXD15, TKMSB, TKLSB setup to ↑ TXCLK	See 图 5-1 ⁽¹⁾	1.5		ns
t _h	TXD, TKMSB, TKLSB hold to ↑ TXCLKS	See 图 5-1 ⁽¹⁾	0.4		ns

(1) Nonproduction tested parameters.

5.6 Transmitter/Receiver Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OD(p)}$ Preemphasis VOD, direct, $V_{OD(p)} = V_{TXP} - V_{TXN} $	$R_t = 50\ \Omega$, PREM = high, DC coupled, see 图 5-3	655	800	1100	mV
	$R_t = 50\ \Omega$, PREM = low, DC coupled, see 图 5-3	590	740	1050	
$V_{OD(pp_p)}$ Differential, peak-to-peak output voltage with preemphasis	$R_t = 50\ \Omega$, PREM = high, DC coupled, see 图 5-3	1310	1600	2200	mV _{p-p}
	$R_t = 50\ \Omega$, PREM = low, DC coupled, see 图 5-3	1180	1480	2100	
$V_{OD(d)}$ Deemphasis output voltage, $ V_{TXP} - V_{TXN} $	$R_t = 50\ \Omega$, DC coupled, see 图 5-3	540	650	950	mV
$V_{OD(pp_d)}$ Differential, peak-to-peak output voltage with deemphasis	$R_t = 50\ \Omega$, DC coupled, see 图 5-3	1080	1300	1900	mV _{p-p}
$V_{(cmt)}$ Transmit common mode voltage range, $(V_{TXP} + V_{TXN}) / 2$	$R_t = 50\ \Omega$, see 图 5-3	1000	1250	1450	mV
V_{ID} Receiver input voltage differential, $ V_{RXP} - V_{RXN} $	See (2)	220		1600	mV
$V_{(cmr)}$ Receiver common mode voltage range, $(V_{RXP} + V_{RXN}) / 2$	See (2)	1000	1250	2250	mV
I_{lkg} Receiver input leakage current		- 10		10	μA
C_I Receiver input capacitance			4		pF
Serial data total jitter (peak to peak)	Differential output jitter at 2.5Gbps, Random + deterministic, PRBS pattern		0.28		UI ⁽¹⁾
	Differential output jitter at 1.6Gbps, Random + deterministic, PRBS pattern		0.32		
t_t, t_f Differential output signal rise, fall time (20% to 80%)	$R_L = 50\ \Omega$, $C_L = 5pF$, see 图 5-3		150		ps
Jitter tolerance eye closure	Differential input jitter, random + deterministic, PRBS pattern at zero crossing ⁽²⁾	0.4			UI
$t_{d(Tx\ latency)}$ Tx latency	See 图 6-2	34		38	bits
$t_{d(Rx\ latency)}$ Rx latency	See 图 6-5	76		107	bits

(1) UI is the time interval of one serialized bit.

(2) Nonproduction tested parameters.

5.7 Reference Clock (TXCLK) Timing Requirements

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Frequency	Receiver data rate / 20	- 100		100	ppm
Frequency tolerance		- 100		100	ppm
Duty cycle		40%	50%	60%	
Jitter	Peak to peak			40	ps

5.8 TTL Output Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH} High-level output voltage	$I_{OH} = -2\text{mA}$, $V_{DD} = \text{MIN}$	2.1	2.3		V
V_{OL} Low-level output voltage	$I_{OL} = 2\text{mA}$, $V_{DD} = \text{MIN}$		0.25	0.5	V
$t_{r(\text{slew})}$ Slew rate (rising), magnitude of RXCLK, RKLSB, RKMSB, RXD0 to RXD15	0.8V to 2V, $C = 5\text{pF}$, see 图 5-2	0.5			V/ns
$t_{f(\text{slew})}$ Slew rate (falling), magnitude of RXCLK, RKLSB, RKMSB, RXD0 to RXD15	0.8V to 2V, $C = 5\text{pF}$, see 图 5-2	0.5			V/ns
t_{su} RXD0 to RXD15, RKMSB, RKLSB setup to $\uparrow$ RXCLK	50% voltage swing, TXCLK = 80MHz, see 图 5-2 (1)	3			ns
	50% voltage swing, TXCLK = 125MHz, see 图 5-2 (1)	2.5			
t_h RXD0 to RXD15, RKMSB, RKLSB hold to $\uparrow$ RXCLK	50% voltage swing, TXCLK = 80MHz, see 图 5-2 (1)	3			ns
	50% voltage swing, TXCLK = 125MHz, see 图 5-2 (1)	2			

(1) Nonproduction tested parameters.




图 5-1. TTL Data Input Valid Levels for AC Measurements




图 5-2. TTL Data Output Valid Levels for AC Measurements




图 5-3. Differential and Common-Mode Output Voltage




图 5-4. Common-Mode Output Voltage Definitions

5.9 Typical Characteristics





图 5-5. t_{life} vs Junction Temperature



2.5 GBPS, PRBS = $2^7 - 1$

图 5-6. Typical Eye Diagram


6 Detailed Description

6.1 Overview

The TLK2711-SP is a member of the WizardLink transceiver family of multigigabit transceivers, intended for use in ultra-high-speed bidirectional point-to-point data transmission systems. The TLK2711-SP supports an effective serial interface speed of 1.6Gbps to 2.5Gbps, providing up to 2Gbps of data bandwidth.

The following sections describe block-by-block features and operation of the TLK2711-SP transceiver.

6.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

6.3 Feature Description

6.3.1 Transmit Interface

The transmitter interface registers valid incoming 16-bit-wide data (TXD0 to TXD15) on the rising edge of the TXCLK. The data is then 8-bit/10-bit encoded, serialized, and transmitted sequentially over the differential high-speed I/O channel. The clock multiplier multiplies the reference clock (TXCLK) by a factor of 10×, creating a bit clock. This internal bit clock is fed to the parallel-to-serial shift register, which transmits data on both the rising and falling edges of the bit clock, providing a serial data rate that is 20× the reference clock. Data is transmitted least significant bit (LSB) (TXD0) first.

6.3.2 Transmit Data Bus

The transmit data bus interface accepts 16-bit single-ended TTL parallel data at the TXD0 – TXD15 pins. Data and K-code control is valid on the rising edge of the TXCLK. The TXCLK is used as the word clock. The data, K-code, and clock signals must be properly aligned as shown in 图 6-1. Detailed timing information can be found in the [Transmitter/Receiver Electrical Characteristics](#).




图 6-1. Transmit Timing Waveform

6.3.3 Data Transmission Latency

The data transmission latency of the TLK2711-SP is defined as the delay from the initial 16-bit word load to the serial transmission of bit 0. The transmit latency is fixed after the link is established. However, due to silicon process variations and implementation variables such as supply voltage and temperature, the exact delay varies slightly. The minimum transmit latency $t_{d(Tx \text{ latency})}$ is 34 bit times; the maximum is 38 bit times. 图 6-2 shows the timing relationship between the transmit data bus, TXCLK, and serial transmit pins.




图 6-2. Transmitter Latency

6.3.4 8-Bit/10-Bit Encoder

All true serial interfaces require a method of encoding to ensure minimum transition density, so that the receiving phase-locked loop (PLL) has a minimal number of transitions to stay locked on. The encoding scheme maintains

the signal DC balance by keeping the number of 1s and 0s the same. This provides good transition density for clock recovery and improves error checking. The TLK2711-SP uses the 8-bit/10-bit encoding algorithm that is used by fibre channel and gigabit ethernet. This is transparent to the user, as the TLK2711-SP internally encodes and decodes the data such that the user reads and writes actual 16-bit data.

The 8-bit/10-bit encoder converts 8-bit-wide data to a 10-bit-wide encoded data character to improve its transmission characteristics. Because the TLK2711-SP is a 16-bit-wide interface, the data is split into two 8-bit-wide bytes for encoding. Each byte is fed into a separate encoder. The encoding is dependent upon two additional input signals, TKMSB and TKLSB.

表 6-1. Transmit Data Controls

TKLSB	TKMSB	16-BIT PARALLEL INPUT	
0	0	Valid data on TXD0 to TXD7	Valid data TXD8 to TXD15
0	1	Valid data on TXD0 to TXD7	K code on TXD8 to TXD15
1	0	K code on TXD0 to TXD7	Valid data on TXD8 to TXD15
1	1	K code on TXD0 to TXD7	K code on TXD8 to TXD15

6.3.5 Pseudo-Random Bit Stream (PRBS) Generator

The TLK2711-SP has a built-in $2^7 - 1$ PRBS function. When the PRBSEN pin is forced high, the PRBS test is enabled. A PRBS is generated and fed into the 10-bit parallel-to-serial converter input register. Data from the normal input source is ignored during the PRBS mode. The PRBS pattern is then fed through the transmit circuitry as if it were normal data and sent out to the transmitter. The output can be sent to a bit error rate tester (BERT), the receiver of another TLK2711-SP, or looped back to the receive input. Because the PRBS is not really random, but a predetermined sequence of 1s and 0s, the data can be captured and checked for errors by a BERT.

6.3.6 Parallel to Serial

The parallel-to-serial shift register takes in the 20-bit-wide data word multiplexed from the two parallel 8-bit/10-bit encoders and converts it to a serial stream. The shift register is clocked on both the rising and falling edge of the internally generated bit clock, which is $10\times$ the TXCLK input frequency. The LSB (TXD0) is transmitted first.

6.3.7 High-Speed Data Output

The high-speed data output driver consists of a voltage mode logic (VML) differential pair optimized for a $50\text{-}\Omega$ impedance environment. The magnitude of the differential-pair signal swing is compatible with pseudo emitter coupled logic (PECL) levels when AC coupled. The line can be directly coupled or AC coupled. See 图 6-7 and 图 6-8 for termination details. The outputs also provide preemphasis to compensate for AC loss when driving a cable or PCB backplane trace over a long distance (see 图 6-3). The level of preemphasis is controlled by PRE (see 表 6-2).




图 6-3. Output Voltage Under Preemphasis (VTPX to VTXN)

表 6-2. Programmable Preemphasis

PRE	PREEMPHASIS LEVEL (%) $V_{OD(P)}$, $V_{OD(D)}$ ⁽¹⁾
0	5%
1	20%

- (1) $V_{OD(P)}$: Voltage swing when there is a transition in the data stream.
 $V_{OD(D)}$: Voltage swing when there is no transition in the data stream.

6.3.8 Receive Interface

The receiver interface of the TLK2711-SP accepts 8-bit/10-bit encoded differential serial data. The interpolator and clock recovery circuit locks to the data stream and extracts the bit-rate clock. This recovered clock is used to retime the input data stream. The serial data is then aligned to two separate 10-bit word boundaries, 8-bit/10-bit decoded, and output on a 16-bit-wide parallel bus synchronized to the extracted receive clock. The data is received LSB (RXD0) first.

6.3.9 Receive Data Bus

The receive bus interface drives 16-bit-wide single-ended TTL parallel data at the RXD0 to RXD15 pins. Data is valid on the rising edge of the RXCLK. The RXCLK is used as the recovered word clock. The data, RKLSB, RKMSB, and clock signals are aligned as shown in 图 6-4. Detailed timing information can be found in the [TTL Output Switching Characteristics](#).




图 6-4. Receive Timing Waveform

6.3.10 Data Reception Latency

The serial-to-parallel data receive latency is the time from when the first bit arrives at the receiver until it is output in the aligned parallel word. The receive latency is fixed after the link is established. However, due to silicon process variations and implementation variables such as supply voltage and temperature, the exact delay varies slightly. The minimum receive latency $t_{d(Rx \text{ latency})}$ is 76-bit times; the maximum is 107-bit times. 图 6-5 shows the timing relationship between the serial receive pins, the recovered word clock (RXCLK), and the receive data bus.




图 6-5. Receiver Latency

6.3.11 Serial to Parallel

Serial data is received on the RXP and RXN pins. The interpolator and clock recovery circuit locks to the data stream if the clock to be recovered is within 200PPM of the internally generated bit rate clock. The recovered clock is used to retime the input data stream. The serial data is then clocked into the serial-to-parallel shift registers. The 10-bit-wide parallel data is then multiplexed and fed into two separate 8-bit/10-bit decoders, where the data is then synchronized to the incoming data stream word boundary by detection of the comma 8-bit/10-bit synchronization pattern.

6.3.12 Comma Detect and 8-Bit/10-Bit Decoding

The TLK2711-SP has two parallel 8-bit/10-bit decode circuits. Each 8-bit/10-bit decoder converts 10-bit encoded data (half of the 20-bit received word) back into 8 bits. The comma-detect circuit is designed to provide for byte synchronization to an 8-bit/10-bit transmission code. When parallel data is clocked into a parallel-to-serial converter, the byte boundary that was associated with the parallel data is now lost in the serialization of the data. When the serial data is received and converted to parallel format again, a method is needed to recognize the byte boundary. Typically, this is accomplished through the use of a synchronization pattern. This is typically a unique pattern of 1s and 0s that either cannot occur as part of valid data or is a pattern that repeats at defined intervals. The 8-bit/10-bit encoding contains a character called the comma (b0011111 or b1100000), which is used by the comma-detect circuit on the TLK2711-SP to align the received serial data back to its original byte boundary. The decoder detects the comma, generating a synchronization signal aligning the data to their 10-bit boundaries for decoding; the comma is mapped into the LSB. The decoder then converts the data back into 8-bit data. The output from the two decoders is latched into the 16-bit register synchronized to the recovered parallel data clock (RXCLK) and output valid on the rising edge of the RXCLK.

备注

The TLK2711-SP only achieves byte alignment on the 0011111 comma.

Decoding provides two additional status signals, RKLSB and RKMSB. When RKLSB is asserted, an 8-bit/10-bit K code is received and the specific K code is presented on the data bits RXD0 to RXD7; otherwise, an 8-bit/10-bit D code is received. When RKMSB is asserted, an 8-bit/10-bit K code is received and the specific K-code is presented on data bits RXD8 to RXD15; otherwise, an 8-bit/10-bit D code is received (see 表 6-3). The valid K codes the TLK2711-SP; decodes are provided in 表 6-4. An error detected on either byte, including K codes not in 表 6-4, causes that byte only to indicate a K0.0 code on the RKxSB and associated data pins, where K0.0 is known to be an invalid 8-bit/10-bit code. A loss of input signal causes a K31.7 code to be presented on both bytes, where K31.7 is also known to be an invalid 8-bit/10-bit code.

表 6-3. Receive Status Signals

RKLSB	RKMSB	DECODED 20-BIT OUTPUT	
0	0	Valid data on RXD0 to RXD7	Valid data RXD8 to RXD15
0	1	Valid data on RXD0 to RXD7	K code on RXD8 to RXD15
1	0	K code on RXD0 to RXD7	Valid data on RXD8 to RXD15

表 6-3. Receive Status Signals (续)

RKLSB	RKMSB	DECODED 20-BIT OUTPUT
1	1	K code on RXD0 to RXD7 K code on RXD8 to RXD15

表 6-4. Valid K Characters

K CHARACTER	RECEIVE DATA BUS RXD7:RXD0 OR RXD15:RXD8
K28.0	000 11100
K28.1 ⁽¹⁾	001 11100
K28.2	010 11100
K28.3	011 11100
K28.4	100 11100
K28.5 ⁽¹⁾	101 11100
K28.6	110 11100
K28.7 ⁽¹⁾	111 11100
K23.7	111 10111
K27.7	111 11011
K29.7	111 11101
K30.7	111 11110

(1) Should only be present on RXD0 to RXD7 when in running disparity < 0.

6.3.13 LOS Detection

The TLK2711-SP has a LOS detection circuit for conditions where the incoming signal no longer has a sufficient voltage level to keep the clock recovery circuit in lock. The signal detection circuit is intended to be an indication of gross signal error conditions, such as a detached cable or no signal being transmitted, and not an indication of signal coding health. The TLK2711-SP reports this condition by asserting RKLSB, RKMSB, and RXD0 to RXD15 pins to a high state. As long as the differential signal is above 200mV in differential magnitude, the LOS circuit does not signal an error condition. When the device is disabled (ENABLE = L), RKMSB will output the status of LOS. Active low = LOS detected.

6.3.14 PRBS Verification

The TLK2711-SP also has a built-in BERT function in the receiver side that is enabled by the PRBSEN. It can check for errors and report the errors by forcing the RKLSB pin low.

6.3.15 Reference Clock Input

The reference clock (TXCLK) is an external input clock that synchronizes the transmitter interface. The reference clock is then multiplied in frequency 10× to produce the internal serialization bit clock. The internal serialization bit clock is frequency locked to the reference clock and used to clock out the serial transmit data on both its rising and falling edges, providing a serial data rate that is 20× the reference clock.

6.3.16 Operating Frequency Range

The TLK2711-SP operates at a serial data rate from 1.6 to 2.5Gbps. To achieve these serial rates, TXCLK must be within 80 to 125MHz. The TXCLK must be within ±100PPM of the desired parallel data rate clock.

6.3.17 Testability

The TLK2711-SP has a comprehensive suite of built-in self-tests. The loopback function provides for at-speed testing of the transmit/receive portions of the circuitry. The enable pin allows for all circuitry to be disabled so that a quiescent current test can be performed. The PRBS function allows for built-in self-test (BIST).

6.3.18 Loopback Testing

The transceiver can provide a self-test function by enabling (LOOPEN) the internal loopback path. Enabling this pin causes serial-transmitted data to be routed internally to the receiver. The parallel data output can be compared to the parallel input data for functional verification. The external differential output is held in a high-impedance state during the loopback testing.

6.3.19 BIST

The TLK2711-SP has a BIST function. By combining PRBS with loopback, an effective self-test of all the circuitry running at full speed can be realized. The successful completion of the BIST is reported on the RKLSB pin.

6.3.20 Power-On Reset

Upon application of minimum valid power and valid GTX_CLK with device enabled (ENABLE = HIGH), the TLK2711-SP generates a power-on reset. During the power-on reset the RXD0 to RXD15, RKLSB, and RKMSB signal pins go to a high-impedance state. The RXCLK is held low. LCKREFN must be deasserted (logic high state) with active transitions on the receiver during the power-on reset period. Active transitions on receiver can be accomplished with transitions on RXP/N or by assertion of LOOPEN. For TX-only applications, LOOPEN and LCKREFN can be driven logic high together. The receiver circuit requires this to properly reset. After power-up reset period, LCKREFN can be asserted for transmit only applications. The length of the power-on reset cycle depends on the TXCLK frequency, but is less than 1ms. See [图 6-6](#). TI recommends that the receiver be reset immediately after power up. In some conditions, it is possible for the receiver circuit to power up in state with internal contention.

If LCKREFN cannot be deasserted high during or for the complete power-on reset period, it can be deasserted high at the end of or after the power-on reset period for minimum of 1 μ s with active transitions on receiver to properly complete reset of receiver.




图 6-6. Power-On/Reset Timing Diagram

6.4 Device Functional Modes

6.4.1 Power-Down Mode

The TLK2711-SP goes into power-down mode when the ENABLE pin is pulled low. In the power-down mode, the serial transmit pins (TXN), the receive data bus pins (RXD0 to RXD15), and RKLSB goes into a high-impedance state. In the power-down condition, the signal detection circuit draws less than 15 mW. When the TLK2711-SP is in the power-down mode, the clock signal on the TXCLK pin must be provided if LOS functionality is needed.

6.4.2 High-Speed I/O Directly-Coupled Mode




图 6-7. High-Speed I/O Directly-Coupled Mode Schematic

6.4.3 High-Speed I/O AC-Coupled Mode




图 6-8. High-Speed I/O AC-Coupled Mode Schematic

备注

7.1 Application Information

The transmitter is always operational in either case as GTX_CLK is required to source the PLL. In transmit only cases, LCKREFN can be pulled low to disable the RX interface. See [Power-On Reset](#) for requirements.

7.2 Typical Application



Copyright © 2018, Texas Instruments Incorporated

图 7-1. External Component Interconnection

7.2.1 Design Requirements

Input conditions in the data sheet were created and validated to achieve a bit error rate (BER) of 1 error in 1E12 bits or better. Other aspects that affect BER are power supply noise, quality (loss), and matching of 50- Ω controlled impedance for transmit and receive differential pins.

7.2.2 Detailed Design Procedure

Detailed design procedures involve careful examination of system properties, design, and error rate goals. Understanding these properties allows for creation of jitter budget to ensure design BER goals are achieved. Application note [SLLA071](#) is based on the TLK2500. The TLK2500 shares the same architecture and similar jitter properties.

7.2.3 Application Curves

图 7-2 shows typical TTL output voltage characteristics at maximum 2mA load at minimum $V_{CC} = 2.375V$. 图 7-3 shows typical differential output voltage $V_{OD}(p)$ across temperature for each preemphasis condition at minimum $V_{CC} = 2.375V$.





图 7-2. V_{OH}/V_{OL} vs Temperature



$V_{CC} = 2.375V$
 $V_{OD}(0)$ represents 5% emphasis enabled.
 $V_{OD}(1)$ represents 20% emphasis enabled.

图 7-3. $V_{OD}(0)$, $V_{OD}(1)$ vs Temperature

7.3 Power Supply Recommendations

Power supplies must be within recommended operating range and should have less than 100mV of ripple. Exceeding 100mV ripple can impact transmitted jitter and receiver jitter tolerance.

VDDA should be filtered from VDD. Filter values should be set to minimize any frequency components from power supply and/or digital logic that may exist in the system in the range of the PLL jitter transfer characteristics. The PLL is sensitive to noise in the range of 300kHz to 3MHz.

7.4 Layout

7.4.1 Layout Guidelines

Standard high-speed differential routing best practices must be employed. Routing should be 50- Ω matched impedance and length for differential transmit and receive. Minimize layer transitions and stubs to reduce any impedance mismatches. Connecting the thermal pad to board ground improves device performance by supplying lower impedance path to ground minimizing ground bounce and improves thermal dissipation.

7.4.2 Layout Example




图 7-4. Layout Recommendation

8 Device and Documentation Support

8.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision P (February 2017) to Revision Q (August 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 将 器件信息 表更改为 封装信息	1
• Changed thermal metric values in the <i>Thermal Information</i> section.....	7
• Removed CFP package footnote about thermal land pad requirements in <i>Thermal Information</i> section.....	7

Changes from Revision O (March 2016) to Revision P (February 2017)	Page
• Changed column header of 表 6-4 indicating correct order of receive data bus bits.....	16

Changes from Revision N (December 2015) to Revision O (March 2016)	Page
• Changed reference to table note (2) Internal 10-k Ω pulldown for TKLSB and TKMSB.....	4

Changes from Revision M (October 2014) to Revision N (December 2015)	Page
• Updated the frequency range of TXCLK	4
• Updated <i>Handling Ratings</i> table to an <i>ESD Ratings</i> table and moved T_{stg} to the <i>Absolute Maximum Ratings</i> table.....	6

Changes from Revision L (August 2014) to Revision M (October 2014)	Page
• Updated Power-On Reset description.....	18
• Removed option 2 from Power-On Reset	18

Changes from Revision K (July 2014) to Revision L (August 2014)	Page
• Updated Power-On/Reset Timing Diagram options.....	18

Changes from Revision J (May 2014) to Revision K (July 2014)	Page
• Updated pin description for ENABLE.....	4
• Updated pin voltages in <i>Absolute Maximum Ratings</i>	6
• Added more information to Power-On Reset detailing two power-on/reset timing options	18

Changes from Revision I (January 2014) to Revision J (April 2014)	Page
• 更改了格式，以符合最新的数据表标准；添加了新的部分，并移动了现有部分.....	1
• 更改了 <i>说明</i>	1
• 更改了 <i>说明</i> 中有关 LCKREFN 的段落.....	1
• Changed Description of LCKREFN in Pin Configuration and Functions	4
• Changed Power-On Reset section	18

Changes from Revision H (December 2013) to Revision I (January 2014)	Page
• 向 <i>特性</i> 中添加了 /EM 要点.....	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-0522101VXC	Active	Production	CFP (HFG) 68	1 JEDEC TRAY (5+1)	Yes	Call TI Niau	N/A for Pkg Type	-55 to 125	5962- 0522101VXC TLK2711HFGQMLV
5962-0522101VXC.A	Active	Production	CFP (HFG) 68	1 JEDEC TRAY (5+1)	Yes	Call TI Niau	N/A for Pkg Type	-55 to 125	5962- 0522101VXC TLK2711HFGQMLV
TLK2711HFG/EM	Active	Production	CFP (HFG) 68	1 JEDEC TRAY (5+1)	ROHS Exempt	NIAU	N/A for Pkg Type	25 to 25	TLK2711HFG/EM EVAL ONLY
TLK2711HFG/EM.A	Active	Production	CFP (HFG) 68	1 JEDEC TRAY (5+1)	ROHS Exempt	NIAU	N/A for Pkg Type	25 to 25	TLK2711HFG/EM EVAL ONLY

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

HFG (S-CQFP-F68)

CERAMIC QUAD FLATPACK WITH NCTB



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Ceramic quad flatpack with flat leads brazed to non-conductive tie bar carrier.
 - This package is hermetically sealed with a metal lid.
 - The leads are gold plated and can be solderdipped.
 - Leads not shown for clarity purposes.
 - Thermal dissipation enhancement provided by vias to external bottom pad.
 - Lid and Thermal pad are connected to GND leads.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月