TL331B-Q1、TL391B-Q1 和 TL331-Q1 汽车单比较器

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性：
  - 器件温度等级 0：–40°C 至 150°C 环境工作温度范围（E 版本）
  - 器件温度等级 1：–40°C 至 125°C 环境工作温度范围（B 和 Q 版本）
  - 器件温度等级 3：–40°C 至 85°C 环境工作温度范围（I 版本）
  - 器件 HBM ESD 分类等级 2
  - 器件 CDM ESD 分类等级 C5
- 全新 TL331B-Q1 和 TL391B-Q1
- 宽电源电压范围，2V 至 36V
- 不受电源电压影响的低漏极电源电流：0.43mA 典型值（B 版本）
- 低输入偏置电流，3.5nA 典型值（B 版本）
- 低输入失调电压，0.37mV 典型值（B 版本）
- 差动输入电压范围等于最大额定电源电压，±36V
- 输入范围包括接地
- TL391B-Q1 提供了替代引脚排列
- 输出与 TTL、MOS 和 CMOS 兼容

2 应用

- 汽车
- HEV/EV 和动力总成
- 信息娱乐系统与仪表组
- 车身控制模块

3 说明

TL331B-Q1 和 TL391B-Q1 器件是业界通用 TL331-Q1 比较器的下一代版本。下一代器件为成本敏感型应用提供了卓越的价值，其特性包括更低的失调电压、更高的电源电压能力、更低的电源电流、更低的输入偏置电流、更低的传播延迟、具有改进的负输入电压处理能力的专用 ESD 保护单元。TL331B-Q1 可直接替换 TL331-Q1 “I” 和 “Q” 版本。TL391B-Q1 提供了 TL331B-Q1 的替代引脚排列。TL331E-Q1 将温度范围扩展至 150ºC，符合 AEC-Q100 0 级温度要求。

此器件由单个独立的电压比较器组成，其可在宽电压范围内由单电源供电运行。如果两个电源之间的电压差在 2V 和 36V 之间且 V_{CC} 比输入共模电压至少高 1.5V，也可使用双电源供电运行。漏极电流不受电源电压的影响。为了实现有线 AND 关系，用户可将输出连接至其它集电极开路输出。

器件信息

器件型号	封装 (1)	本体尺寸（标称值）
TL331B-Q1、TL391B-Q1、TL331-Q1、TL331E-Q1	SOT-23 (5)	2.90mm × 1.60mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

系列比较表

规格	TL331B-Q1 TL391B-Q1	TL331I-Q1	TL331Q-Q1	TL331E-Q1	单位
电源电压	2 至 36	2 至 36	2 至 36	2 至 36	V
总电源电流（5V 至 36V 最大值）	0.43	0.7	0.7	0.7	mA
温度范围	-40 至 125	-40 至 85	-40 至 125	-40 至 150	°C
ESD (HBM)	2000	2000	2000	2000	V
失调电压（整个温度范围内的最大值）	±4	±9	±9	±9	mV
输入偏置电流（典型值/最大值）	3.5/25	25/250	25/250	25/250	nA
响应时间（典型值）	1	1.3	1.3	1.3	µsec


本资源的原文使用英文撰写。 为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。 为确认准确性，请务必访问 ti.com 参考最新的英文版本（控制文档）。

Table of Contents

1 特性.....1
2 应用.....1
3 说明.....1
4 Pin Configuration and Functions.....3
5 Specifications.....4
5.1 Absolute Maximum Ratings, TL331-Q1, TL331E-Q1.....4
5.2 Absolute Maximum Ratings, TL331B-Q1 and TL391B-Q1.....4
5.3 ESD Ratings, All Devices.....4
5.4 Recommended Operating Conditions, TL331-Q1, TL331E-Q1.....5
5.5 Recommended Operating Conditions, TL331B-Q1 and TL391B-Q1.....5
5.6 Thermal Information.....5
5.7 Electrical Characteristics, TL331B-Q1 and TL391B-Q1.....6
5.8 Switching Characteristics, TL331B-Q1 and TL391B-Q1.....6
5.9 Electrical Characteristics, TL331-Q1, TL331E-Q1.....7
5.10 Switching Characteristics, TL331-Q1, TL331E-Q1.....7
5.11 Typical Characteristics.....8
6 Detailed Description.....14
6.1 Overview.....14
6.2 Functional Block Diagram.....14
6.3 Feature Description.....14
6.4 Device Functional Modes.....15
7 Application and Implementation.....16
7.1 Application Information.....16
7.2 Typical Application.....16
7.3 Power Supply Recommendations.....18
7.4 Layout.....18
8 Device and Documentation Support.....19
8.1 Documentation Support.....19
8.2 Receiving Notification of Documentation Updates.....19
8.3 支持资源.....19
8.4 Trademarks.....19
8.5 静电放电警告.....19
8.6 术语表.....19
9 Revision History.....20
10 Mechanical, Packaging, and Orderable Information.....20


Copyright © 2025 Texas Instruments Incorporated

4 Pin Configuration and Functions



Note reversed inputs compared to similar popular pinout

图 4-1. TL331-Q1, TL331B-Q1 DBV Package
5-Pin SOT-23
Top View



Note reversed inputs compared to similar popular pinout

图 4-2. TL391B-Q1 DBV Package
5-Pin SOT-23
Top View

表 4-1. Pin Functions

PIN			TYPE	DESCRIPTION
	TL331-Q1, TL331B-Q1	TL391B-Q1		
NAME	NO.	NO.		
IN+	3	4	I	Positive Input
IN –	1	3	I	Negative Input
OUT	4	1	O	Open Collector/Drain Output
V_{CC}	5	5	—	Power Supply Input
GND	2	2	—	Ground

Copyright © 2025 Texas Instruments Incorporated

5 Specifications

5.1 Absolute Maximum Ratings, TL331-Q1, TL331E-Q1

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage(2)	0	36	V
V_{ID}	Differential input voltage(3)	– 36	36	V
V_I	Input voltage range (either input)	– 0.3	36	V
V_O	Output voltage	0	36	V
I_O	Output current	0	20	mA
	Duration of output short-circuit to ground(4)	Unlimited		
T_J	Operating virtual junction temperature	150		°C
T_{stg}	Storage temperature	– 65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.
(2) All voltage values, except differential voltages, are with respect to the network ground.
(3) Differential voltages are at IN+ with respect to IN – .
(4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

5.2 Absolute Maximum Ratings, TL331B-Q1 and TL391B-Q1

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage(2)	-0.3	38	V
V_{ID}	Differential input voltage(3)	– 38	38	V
V_I	Input voltage range (either input)	– 0.3	38	V
V_O	Output voltage	-0.3	38	V
I_O	Output current		20	mA
	Duration of output short-circuit to ground(4)	Unlimited		
I_{IK}	Input current(5)		– 50	mA
T_J	Operating virtual junction temperature	– 40	150	°C
T_{stg}	Storage temperature	– 65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.
(2) All voltage values, except differential voltages, are with respect to the network ground.
(3) Differential voltages are at IN+ with respect to IN – .
(4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.
(5) Input current flows thorough parasitic diode to ground and can turn on parasitic transistors that can increase ICC and can cause output to be incorrect. Normal operation resumes when input current is removed.

5.3 ESD Ratings, All Devices

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002(1)	±2000	V
		Charged-device model (CDM), per AEC Q100-0111	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Copyright © 2025 Texas Instruments Incorporated

5.4 Recommended Operating Conditions, TL331-Q1, TL331E-Q1

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2	36	V
T_J	Junction temperature, TL331IDBVRQ1	– 40	85	°C
T_J	Junction temperature, TL331QDBVRQ1	– 40	125	°C
T_J	Junction temperature, TL331EDBVRQ1	-40	150	°C

5.5 Recommended Operating Conditions, TL331B-Q1 and TL391B-Q1

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2	36	V
T_J	Junction temperature	– 40	125	°C

5.6 Thermal Information

THERMAL METRIC(1)		TL331x-Q1, TL391B-Q1	UNIT
		DBV (SOT-23)	
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	211.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	133.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	79.9	°C/W
ψ_{JT}	Junction-to-top characterization parameter	56.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	79.6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* report.

Copyright © 2025 Texas Instruments Incorporated

5.7 Electrical Characteristics, TL331B-Q1 and TL391B-Q1

V_S = 5V, V_{CM} = (V–) ; T_A = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	V_S = 5 to 36V	–2.5	±0.37	2.5	mV
		V_S = 5 to 36V, T_A = –40°C to +125°C	–4		4	
I_B	Input bias current			–3.5	–25	nA
		T_A = –40°C to +125°C			–50	nA
I_{OS}	Input offset current		–10	±0.5	10	nA
		T_A = –40°C to +125°C	–25		25	nA
VCM	Common mode range	V_S = 3 to 36V	(V–) – 0.1		(V+) – 1.5	V
		V_S = 3 to 36V, T_A = –40°C to +125°C	(V–) – 0.05		(V+) – 2.0	V
A_{VD}	Large signal differential voltage amplification	V_S = 15V, V_O = 1.4V to 11.4V; R_L ≥ 15k to (V+)	50	200		V/mV
V_{OL}	Low level output Voltage {swing from (V–)}	I_{SINK} ≤ 4mA, V_{ID} = -1V		110	400	mV
		I_{SINK} ≤ 4mA, V_{ID} = -1V T_A = –40°C to +125°C			550	mV
I_{OH-LKG}	High-level output leakage current	(V+) = V_O = 5V; V_{ID} = 1V		0.1	20	nA
I_{OH-LKG}	High-level output leakage current	(V+) = V_O = 36V; V_{ID} = 1V; T_A = –40°C to +125°C			1000	nA
I_{OL}	Low level output current	V_{OL} = 1.5V; V_{ID} = -1V; V_S = 5V	6	18		mA
I_Q	Quiescent current	V_S = 5V, no load		210	330	µA
		V_S = 36V, no load, T_A = –40°C to +125°C		275	430	µA

5.8 Switching Characteristics, TL331B-Q1 and TL391B-Q1

V_S = 5V, V_{O_PULLUP} = 5V, V_{CM} = V_S/2, C_L = 15pF, R_L = 5.1k Ohm, T_A = 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{response}$	Propagation delay time, high-to-low; Small scale input signal (1)	Input overdrive = 5mV, Input step = 100mV		1000		ns
$t_{response}$	Propagation delay time, high-to-low; TTL input signal (1)	TTL input with V_{ref} = 1.4V		300		ns

(1) High-to-low and low-to-high refers to the transition at the input.

Copyright © 2025 Texas Instruments Incorporated

5.9 Electrical Characteristics, TL331-Q1, TL331E-Q1

at specified free-air temperature, V_{CC} = 5V (unless otherwise noted)

PARAMETER		TEST CONDITIONS[1]	T_A	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	V_{CC} = 5V to 30V, V_O = 1.4V, V_{IC} = $V_{IC(min)}$	25°C		2	5	mV
			Over Temp			9	
I_{IO}	Input offset current	V_O = 1.4V	25°C		5	50	nA
			Over Temp			250	
I_{IB}	Input bias current	V_O = 1.4V	25°C		–25	–250	nA
			Over Temp			–400	
V_{ICR}	Common-mode input voltage range[2]		25°C	0 to V_{CC} – 1.5			V
			Over Temp	0 to V_{CC} – 2			
A_{VD}	Large-signal differential-voltage amplification	V_{CC} = 15V, V_O = 1.4V to 11.4V, R_L ≥ 15kΩ to V_{CC}	25°C	50	200		V/mV
I_{OH}	High-level output current	V_{OH} = 5V, V_{ID} = 1V	25°C		0.1	50	nA
		V_{OH} = 30V, V_{ID} = 1V	Over Temp			1	μA
V_{OL}	Low-level output voltage	I_{OL} = 4mA, V_{ID} = –1V	25°C		150	400	mV
			Over Temp			700	
I_{OL}	Low-level output current	V_{OL} = 1.5V, V_{ID} = –1V	25°C	6			mA
I_{CC}	Supply current	R_L = ∞, V_{CC} = 5V	25°C		0.4	0.7	mA

(1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
(2) The voltage at either input or common-mode can not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V_{CC+} – 1.5V at 25°C, but either or both inputs can go to 30V without damage.

5.10 Switching Characteristics, TL331-Q1, TL331E-Q1

V_{CC} = 5V, T_A = 25°C

PARAMETER	TEST CONDITIONS		TYP	UNIT
Response time	R_L connected to 5V through 5.1kΩ, C_L = 15pF[1] [2]	100mV input step with 5mV overdrive	1.3	μs
		TTL-level input step	0.3	

(1) C_L includes probe and jig capacitance.
(2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4V.

Copyright © 2025 Texas Instruments Incorporated

5.11 Typical Characteristics

T_A = 25°C, V_S = 5V, R_{PULLUP} = 5.1k, C_L = 15pF, V_{CM} = 0V, $V_{UNDERDRIVE}$ = 100mV, $V_{OVERDRIVE}$ = 100mV unless otherwise noted.




图 5-1. Supply Current vs. Supply Voltage




图 5-2. Total Supply Current vs. Input Voltage at 3V




图 5-3. Total Supply Current vs. Input Voltage at 3.3V




图 5-4. Total Supply Current vs. Input Voltage at 5V




图 5-5. Total Supply Current vs. Input Voltage at 12V




图 5-6. Total Supply Current vs. Input Voltage at 36V

Copyright © 2025 Texas Instruments Incorporated

5.11 Typical Characteristics (continued)

T_A = 25°C, V_S = 5V, R_{PULLUP} = 5.1k, C_L = 15pF, V_{CM} = 0V, $V_{UNDERDRIVE}$ = 100mV, $V_{OVERDRIVE}$ = 100mV unless otherwise noted.




图 5-7. Input Bias Current vs. Supply Voltage




图 5-8. Input Bias Current vs. Input Voltage at 5V




图 5-9. Input Bias Current vs. Input Voltage at 12V




图 5-10. Input Bias Current vs. Input Voltage at 36V




图 5-11. Input Offset Voltage vs. Supply Voltage at -40°C




图 5-12. Input Offset Voltage vs. Supply Voltage at 25°C

Copyright © 2025 Texas Instruments Incorporated

5.11 Typical Characteristics (continued)

T_A = 25°C, V_S = 5V, R_{PULLUP} = 5.1k, C_L = 15pF, V_{CM} = 0V, $V_{UNDERDRIVE}$ = 100mV, $V_{OVERDRIVE}$ = 100mV unless otherwise noted.




图 5-13. Input Offset Voltage vs. Supply Voltage at 85°C




图 5-14. Input Offset Voltage vs. Supply Voltage at 125°C




图 5-15. Input Offset Voltage vs. Temperature at 3V




图 5-16. Input Offset Voltage vs. Temperature at 5V




图 5-17. Input Offset Voltage vs. Temperature at 12V




图 5-18. Input Offset Voltage vs. Temperature at 36V

Copyright © 2025 Texas Instruments Incorporated

5.11 Typical Characteristics (continued)

T_A = 25°C, V_S = 5V, R_{PULLUP} = 5.1k, C_L = 15pF, V_{CM} = 0V, $V_{UNDERDRIVE}$ = 100mV, $V_{OVERDRIVE}$ = 100mV unless otherwise noted.




图 5-19. Output Low Voltage vs. Output Sinking Current at 3V




图 5-20. Output Low Voltage vs. Output Sinking Current at 5V




图 5-21. Output Low Voltage vs. Output Sinking Current at 12V




图 5-22. Output Low Voltage vs.Output Sinking Current at 36V




图 5-23. Output High Leakage Current vs.Temperature at 5V




图 5-24. Output High Leakage Current vs. Temperature at 36V

Copyright © 2025 Texas Instruments Incorporated

5.11 Typical Characteristics (continued)

T_A = 25°C, V_S = 5V, R_{PULLUP} = 5.1k, C_L = 15pF, V_{CM} = 0V, $V_{UNDERDRIVE}$ = 100mV, $V_{OVERDRIVE}$ = 100mV unless otherwise noted.




图 5-25. High to Low Propagation Delay vs. Input Overdrive Voltage, 5V




图 5-26. Low to High Propagation Delay vs. Input Overdrive Voltage, 5V




图 5-27. High to Low Propagation Delay vs. Input Overdrive Voltage, 12V




图 5-28. Low to High Propagation Delay vs. Input Overdrive Voltage, 12V




图 5-29. High to Low Propagation Delay vs. Input Overdrive Voltage, 36V




图 5-30. Low to High Propagation Delay vs. Input Overdrive Voltage, 36V

Copyright © 2025 Texas Instruments Incorporated

5.11 Typical Characteristics (continued)

T_A = 25°C, V_S = 5V, R_{PULLUP} = 5.1k, C_L = 15pF, V_{CM} = 0V, $V_{UNDERDRIVE}$ = 100mV, $V_{OVERDRIVE}$ = 100mV unless otherwise noted.




图 5-31. Response Time for Various Overdrives, High-to-Low Transition




图 5-32. Response Time for Various Overdrives, Low-to-High Transition

Copyright © 2025 Texas Instruments Incorporated

6 Detailed Description


6.1 Overview

The TL331-Q1 is a single comparator with the ability to operate up to 36V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to the very wide supply voltage range (2V to 36V), low Iq, and fast response.

The open-collector output allows the user to configure the output's logic low voltage (V_{OL}) and can be utilized to enable the comparator to be used in AND functionality.

The TL331B-Q1 and TL391B-Q1 are performance upgrades to industry standard TL331-Q1 using the latest semiconductor process technologies that allows for lower offset voltages, lower input bias and supply currents and faster response times. The TL331B can drop-in replace the "I" or "Q" versions of TL331-Q1. The TL391B-Q1 is an alternate pinout of the TL331B-Q1 for replacing competitive devices.

6.2 Functional Block Diagram



6.3 Feature Description

The TL331-Q1 consists of a PNP Darlington pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The input Darlington pair creates a limit on the input common mode voltage capability, allowing TL331-Q1 to accurately function from ground to V_{CC} – 1.5V differential input. A clamp (Q15) was added around Q3 to force the output low when both inputs are taken above the VCM range.

The output consists of an open collector NPN (pull-down or low side) transistor. The output NPN sinks current when the negative input voltage is higher than the positive input voltage and the offset voltage. The VOL is resistive and scales with the output current. Please see Output Low Voltage vs. Output Sinking Current at 5V for V_{OL} values with respect to the output current.

Copyright © 2025 Texas Instruments Incorporated

6.4 Device Functional Modes

6.4.1 Voltage Comparison

The TL331-Q1 operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pull-up) based on the input differential polarity.

Copyright © 2025 Texas Instruments Incorporated

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

7.1 Application Information

TL331-Q1 is typically used to compare a single signal to a reference or two signals against each other. Many users take advantage of the open collector output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes TL331-Q1 an excellent choice for level shifting to a higher or lower voltage.

7.2 Typical Application




图 7-1. Typical Application Schematic

7.2.1 Design Requirements

For this design example, use the parameters listed in 表 7-1 as the input parameters.

表 7-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	0V to V_{CC} – 1.5V
Supply Voltage	2V to 36V
Logic Supply Voltage (R_{PULLUP} Voltage)	2V to 36V
Output Current (V_{LOGIC}/R_{PULLUP})	1µA to 4mA
Input Overdrive Voltage	100mV
Reference Voltage	2.5V
Load Capacitance (C_L)	15pF

7.2.2 Detailed Design Procedure

When using TL331-Q1 in a general comparator application, determine the following:

- Input voltage range
- Minimum overdrive voltage
- Output and drive current
- Response time

7.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range (V_{ICR}) must be taken in to account. If temperature operation is above or below 25°C the V_{ICR} can range from 0V to V_{CC} – 1.5V. This limits

Copyright © 2025 Texas Instruments Incorporated

the input voltage range to as high as V_{CC} – 1.5V and as low as 0V. Operation outside of this range can yield incorrect comparisons.

Below is a list of input voltage situation and the outcomes:

1. When both IN- and IN+ are both within the common mode range:
   a. If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
   b. If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
2. When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
3. When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
4. When IN- and IN+ are both higher than common mode, see Section 2 of Application Design Guidelines for LM339, LM393, TL331 Family Comparators Including the New B-versions.

7.2.2.2 ESD Protection

The TL331x-Q1 family have dedicated ESD protection on all the pins for improved ESD performance as well as improved negative input voltage handling. Please see Application Note SNOAA35 for more information.

7.2.2.3 Minimum Overdrive Voltage

Overdrive Voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage (V_{IO}). To make an accurate comparison the Overdrive Voltage (V_{OD}) must exceed the input offset voltage (V_{IO}). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. 图 7-2 and 图 7-3 show positive and negative response times with respect to overdrive voltage.

7.2.2.4 Output and Drive Current

Output current is determined by the load/pull-up resistance and logic/pull-up voltage. The output current determines the output low voltage (V_{OL}) from the comparator. V_{OL} is proportional to the output current. Use Output Low Voltage vs. Output Sinking Current at 5V to determine V_{OL} based on the output current.

The output current can also effect the transient response. More is explained in the next section.

7.2.2.5 Response Time

Response time is a function of input over drive. See *Application Curves* for typical response times. The rise and fall times can be determined by the load capacitance (C_L), load/pullup resistance (R_{PULLUP}), and equivalent collector-emitter resistance (R_{CE}).

- The rise time (τ_R) is approximately $\tau_R = R_{PULLUP} \times C_L$
- The fall time (τ_F) is approximately $\tau_F = R_{CE} \times C_L$
  - R_{CE} can be determined by taking the slope of Output Low Voltage vs. Output Sinking Current at 5V in the linear region at the desired temperature, or by dividing the V_{OL} by I_{out}

Copyright © 2025 Texas Instruments Incorporated

7.2.3 Application Curves

The following curves were generated with 5V on V_{CC} and V_{Logic}, R_{PULLUP} = 5.1kΩ, and 50pF scope probe.




图 7-2. Response Time for Various Overdrives (Positive Transition)




图 7-3. Response Time for Various Overdrives (Negative Transition)

7.3 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, TI recommends using a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can distort the comparator's input common mode range and create an inaccurate comparison.

7.4 Layout

7.4.1 Layout Guidelines

For accurate comparator applications without hysteresis, a stable supply is important to minimize noise and glitches, which can affect the high level input common mode voltage range. To achieve this, add a bypass capacitor between the supply voltage and ground. This must be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, tie the GND pin directly to system ground.

7.4.2 Layout Example




图 7-4. TL331-Q1 Layout Example

Copyright © 2025 Texas Instruments Incorporated

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

Application Design Guidelines for LM339, LM393, TL331 Family Comparators - SNOAA35

Analog Engineers Circuit Cookbook: Amplifiers (See Comparators section) - SLYY137

Precision Design, Comparator with Hysteresis Reference Design- TIDU020

Window comparator circuit - SBOA221

Reference Design, Window Comparator Reference Design- TIPD178

Comparator with and without hysteresis circuit - SBOA219

Inverting comparator with hysteresis circuit - SNOA997

Non-Inverting Comparator With Hysteresis Circuit - SBOA313

Zero crossing detection using comparator circuit - SNOA999

A Quad of Independently Functioning Comparators - SNOA654

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的使用条款。

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.6 术语表

TI 术语表　　本术语表列出并解释了术语、首字母缩略词和定义。

Copyright © 2025 Texas Instruments Incorporated

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision G (August 2023) to Revision H (January 2025) **Page**

- 通篇添加了 TL331E-Q1 1
- Removed Legacy device graphs 8
- Updated *Functional Block Diagram* 14
- Added mention of VCM clamp 14
- Updated ESD Protection Section 17

Changes from Revision F (January 2021) to Revision G (August 2023) **Page**

- Added reference to Application Note 16

Changes from Revision E (November 2020) to Revision F (January 2021) **Page**

- 更正了首页链接文本以添加缺少的“B” 1

Changes from Revision D (June 2020) to Revision E (November 2020) **Page**

- 更新了整个文档中的表格、图和交叉参考的编号格式 1
- 在整个数据表中将所建议的 TL331B-Q1 和 TL391B-Q1 最小电源电压更改为 2V 1
- 更正了系列比较表中所有器件的电源电压 1
- Added TL331B-Q1 and TLV391B-Q1 Typical Graphs 8

Changes from Revision C (October 2013) to Revision D (June 2020) **Page**

- 添加了 B 器件。更新为当前 TI 数据表格式。修改了首页文本以突出显示 B 版本。 1
- 添加了系列比较表 1
- 向系列比较表添加了链接 1

Changes from Revision B (September 2012) to Revision C (October 2013) **Page**

- Changed V_{ICR} in the Electrical Characteristics 7
- Changed test conditions of I_{OL} in the Electrical Characteristics 7

Changes from Revision A (July 2010) to Revision B (September 2012) **Page**

- Changed V_{ICR} in the Electrical Characteristics 7

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TL331BQDBVRQ1	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	31BQ
TL331BQDBVRQ1.B	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	31BQ
TL331EDBVRQ1	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	3ISF
TL331EDBVRQ1.A	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See TL331EDBVRQ1	3ISF
TL331IDBVRQ1	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU | SN	Level-1-260C-UNLIM	-40 to 85	TQ1U
TL331IDBVRQ1.A	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See TL331IDBVRQ1	TQ1U
TL331IDBVRQ1.B	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See TL331IDBVRQ1	TQ1U
TL331QDBVRQ1	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU | SN	Level-1-260C-UNLIM	-40 to 125	T1RU
TL331QDBVRQ1.A	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See TL331QDBVRQ1	T1RU
TL331QDBVRQ1.B	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	See TL331QDBVRQ1	T1RU
TL391BQDBVRQ1	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	91BQ
TL391BQDBVRQ1.B	Active	Production	SOT-23 (DBV) | 5	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	91BQ

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL331-Q1, TL331B-Q1, TL391B-Q1 :


- Catalog : TL331, TL331B, TL391B
- Enhanced Product : TL331-EP

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL331BQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331BQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331EDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL391BQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL391BQDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL331BQDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331BQDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331EDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331IDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331IDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331IDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL391BQDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL391BQDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0

PACKAGE OUTLINE

DBV0005A

SOT-23 - 1.45 mm max height


SMALL OUTLINE TRANSISTOR




4214839/K 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X




SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月