

SN65LBC172A、SN75LBC172A 四通道 RS-485 差分线路驱动器

1 特性

- 专为 TIA/EIA-485、TIA/EIA-422 和 ISO 8482 应用而设计
- 信号传输速率[†]高达 30Mbps
- 传播延迟时间 < 11ns
- 低待机功耗 - 最大 1.5mA
- 输出 ESD 保护 - 12kV
- 驱动器正负电流限制
- 上电和下电无干扰运行，适用于带电插入应用
- 热关断保护
- 业界通用引脚排列，与 SN75172、AM26LS31、DS96172、LTC486 和 MAX3045 兼容

2 应用

- 电机驱动器
- 工厂自动化和控制

3 说明

SN65LBC172A 和 SN75LBC172A 是具有三态输出的四通道差分线路驱动器，专为 TIA/EIA-485 (RS-485)、TIA/EIA-422 (RS-422) 和 ISO 8482 应用而设计。

这些器件经优化，能够以高达 30Mbit/s 的信号传输速率实现平衡多点总线传输。此传输介质可以是印刷电路板走线、底板、或者电缆。最终数据传输速率和距离取决于介质衰减特性和环境噪声耦合。

每个驱动器都具有电流限制和热关断电路，因此适用于嘈杂环境中的高速多点数据传输应用。这些器件采用 LinBiCMOS 进行设计，有助于实现低功耗和稳健性。

G 和 $\overline{G}$ 输入使用正或负逻辑提供驱动器使能控制。禁用或断电后，驱动器输出为总线提供高阻抗，从而降低系统负载。



SN75LBC172A 可在 0°C 至 70°C 的工作温度范围内运行。SN65LBC172A 可在 -40°C 至 85°C 的温度范围内运行。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
SN65LBC172A SN75LBC172A	SOIC (DW , 16)	10.3mm x 10.3mm
	SOIC (DW , 20)	12.8mm x 10.3mm
	PDIP (N , 16)	19.3mm x 9.4mm

(1) 如需了解更多信息，请参阅节 11。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



[†] 线路的信号传输速率是每秒进行电压转换的次数，以单位 bps (每秒位数) 来表示。



Table of Contents

1 特性	1	7 Detailed Description	13
2 应用	1	7.1 Device Functional Modes.....	13
3 说明	1	8 Application and Implementation	14
4 Pin Configuration and Functions	3	8.1 Application Information.....	14
5 Specifications	4	9 Device and Documentation Support	15
5.1 Absolute Maximum Ratings	4	9.1 Documentation Support.....	15
5.2 ESD Ratings.....	4	9.2 接收文档更新通知.....	15
5.3 Dissipation Rating Table.....	4	9.3 支持资源.....	15
5.4 Recommended Operating Conditions.....	4	9.4 Trademarks.....	15
5.5 Thermal Information.....	5	9.5 静电放电警告.....	15
5.6 Electrical Characteristics.....	5	9.6 术语表.....	15
5.7 Switching Characteristics.....	6	10 Revision History	15
5.8 Typical Characteristics.....	7	11 Mechanical, Packaging, and Orderable Information	15
6 Parameter Measurement Information	8		

4 Pin Configuration and Functions




图 4-1. N Package (Top View)




图 4-2. 16-DW Package (Top View)




图 4-3. 20-DW Package (Top View)

5 Specifications

5.1 Absolute Maximum Ratings

See Note (1)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.3	6	V
V_O	Output voltage range	at any bus (steady state)	-10	15	V
V_O	Output voltage range	at any bus (transient pulse through 100 Ω , see 图 6-8)	-30	30	V
V_I	Input voltage range	at any A, G, or $\bar{G}$ terminal	-0.5	$V_{CC} + 0.5$	V
T_{stg}	Storage temperature range		-65	150	°C
P_D	Continuous power dissipation		See Dissipation Rating Table		
T_{LEAD}	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds			260	°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	Y, Z, and GND	±12000	V
		All pins	±5000	
		Charged device model (CDM), per AEC Q100-011 ⁽²⁾	±1000	

- (1) Tested in accordance with JEDEC standard 22, Test Method A114-A.

- (2) Tested in accordance with JEDEC standard 22, Test Method C101.

5.3 Dissipation Rating Table

PACKAGE	JEDEC BOARD MODEL	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
16-PIN DW	Low K	1200mW	9.6mW/°C	769mW	625mW
	High K	2240mW	17.9mW/°C	1434mW	1165mW
20-PIN DW	Low K	1483mW	11.86mW/°C	949mW	771mW
	High K	2753mW	22mW/°C	1762mW	1432mW
16-PIN N	Low K	1150mW	9.2mW/°C	736mW	598mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.

5.4 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any bus terminal	Y, Z	−7		12	V
High-level input voltage, V _{IH}	A, G, $\overline{G}$	2		V _{CC}	V
Low-level input voltage, V _{IL}		0		0.8	
Output current		−60		60	mA
Operating free-air temperature, T _A	SN75LBC172A	0		70	°C
	SN65LBC172A	−40		85	

5.5 Thermal Information

THERMAL METRIC ⁽¹⁾		N (PDIP)	DW (SOIC)	DW (SOIC)	UNIT
		16 PINS	16 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	60.6	71.1	66.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	48.1	37.4	34.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.6	36.8	39.7	°C/W
ψ_{JT}	Junction-to-top characterization parameter	27.5	13.3	8.9	°C/W
ψ_{JB}	Junction-to-board characterization parameter	40.3	36.4	39	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.6 Electrical Characteristics

over recommended operating conditions

PARAMETER	TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}	Input clamp voltage	$I_I = -18\text{mA}$	-1.5	-0.77		V
V_O	Open-circuit output voltage	Y or Z, No load	0		V_{CC}	V
$ V_{OD(SS)} $	Steady-state differential output voltage magnitude ⁽²⁾	No load (open circuit)	3		V_{CC}	V
		$R_L = 54\Omega$, see 图 6-1	1	1.6	2.5	
		With common-mode loading, see 图 6-2	1	1.6	2.5	
$\Delta V_{OD(SS)}$	Change in steady-state differential output voltage between logic states	See 图 6-1	-0.1		0.1	V
$V_{OC(SS)}$	Steady-state common-mode output voltage	See 图 6-3	2	2.4	2.8	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See 图 6-3	-0.02		0.02	V
I_I	Input current	A, G, $\bar{G}$	-50		50	μA
I_{OS}	Short-circuit output current	$V_{TEST} = -7\text{V to } 12\text{V}$, See 图 6-7	$V_I = 0\text{V}$	-200	200	mA
			$V_I = V_{CC}$			
I_{OZ}	High-impedance-state output current		G at 0V, $\bar{G}$ at V_{CC}	-50	50	μA
$I_{O(OFF)}$	Output current with power off		$V_{CC} = 0\text{V}$	-10	10	
I_{CC}	Supply current	$V_I = 0\text{V or } V_{CC}$, No load	All drivers enabled		23	mA
			All drivers disabled		1.5	

(1) All typical values are at $V_{CC} = 5\text{V}$ and 25°C .

(2) The minimum V_{OD} may not fully comply with TIA/EIA-485-A at operating temperatures below 0°C . System designers should take the possibly of lower output signal into account in determining the maximum signal transmission distance.

5.7 Switching Characteristics

over recommended operating conditions

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low-to-high level output	$R_L = 54\Omega$, $C_L = 50pF$, see 图 6-4	5.5	8	11	ns
t_{PHL}	Propagation delay time, high-to-low level output		5.5	8	11	ns
t_r	Differential output voltage rise time		2	7.5	11	ns
t_f	Differential output voltage fall time		2	7.5	11	ns
$t_{sk(p)}$	Pulse skew $ t_{PLH} - t_{PHL} $			0.6	2	ns
$t_{sk(o)}$	Output skew ⁽¹⁾				2	ns
$t_{sk(pp)}$	Part-to-part skew ⁽²⁾				3	ns
t_{PZH}	Propagation delay time, high-impedance-to-high-level output	See 图 6-5			25	ns
t_{PHZ}	Propagation delay time, high-level-output-to-high impedance				25	ns
t_{PZL}	Propagation delay time, high-impedance-to-low-level output	See 图 6-6			30	ns
t_{PLZ}	Propagation delay time, low-level-output-to-high impedance				20	ns

- (1) Output skew ($t_{sk(o)}$) is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together.
- (2) Part-to-part skew ($t_{sk(pp)}$) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.

5.8 Typical Characteristics




图 5-1. Differential Output Voltage vs Output Current




图 5-2. Differential Output Voltage vs Free-air Temperature




图 5-3. Propagation Delay Time vs Temperature




图 5-4. Supply Current (Four Channels) vs Signaling Rate




图 5-5. Eye Pattern, Pseudorandom Data at 30Mbps

6 Parameter Measurement Information




图 6-1. Test Circuit, V_{OD} Without Common-Mode Loading




图 6-2. Test Circuit, V_{OD} With Common-Mode Loading





图 6-3. V_{OC} Test Circuit



† PRR = 1 MHz, 50% duty cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_O = 50 \Omega$

‡ Includes probe and jig capacitance





图 6-4. Output Switching Test Circuit and Waveforms



[†] PRR = 1 MHz, 50% duty cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_O = 50 \Omega$

‡ Includes probe and jig capacitance

§ 3-V if testing Y output, 0 V if testing Z output





图 6-5. Enable Timing Test Circuit and Waveforms, t_{PZH} and t_{PHZ}



† PRR = 1 MHz, 50% duty cycle, $t_r < 6$ ns, $t_f < 6$ ns, $Z_O = 50 \Omega$

‡ Includes probe and jig capacitance

§ 3-V if testing Y output, 0 V if testing Z output

图 6-6. Enable Timing Test Circuit and Waveforms, t_{pZL} and t_{pLZ}




图 6-7. Test Circuit, Short-Circuit Output Current




图 6-8. Test Circuit and Waveform, Transient Over-Voltage

7 Detailed Description



7.1 Device Functional Modes

7.1.1 Function Table

表 7-1. (Each Driver)

INPUT	ENABLES		OUTPUTS	
A	G	$\bar{G}$	Y	Z
L	H	X	L	H
L	X	L	L	H
H	H	X	H	L
H	X	L	H	L
OPEN	H	X	H	L
OPEN	X	L	H	L
H	OPEN	X	H	L
L	OPEN	X	L	H
X	L	H	Z	Z
X	L	OPEN	Z	Z

7.1.2 Equivalent Input and Output Schematic Diagrams



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information




图 8-1. Typical Application Circuit, DSP-to-DSP Link via Serial Peripheral Interface

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision C (August 2008) to Revision D (April 2024)	Page
• 更改了整个文档中的表格、图和交叉参考的编号格式.....	1
• Added the <i>Thermal Information</i> table	5

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN65LBC172A16DW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 85	65LBC172A
SN65LBC172A16DWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC172A
SN65LBC172A16DWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC172A
SN65LBC172ADW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-40 to 85	65LBC172A
SN65LBC172ADWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC172A
SN65LBC172ADWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65LBC172A
SN65LBC172AN	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	65LBC172A
SN65LBC172AN.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	65LBC172A
SN65LBC172ANE4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	65LBC172A
SN75LBC172A16DW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	0 to 70	75LBC172A
SN75LBC172A16DWR	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	0 to 70	75LBC172A
SN75LBC172ADW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	0 to 70	75LBC172A
SN75LBC172ADWR	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	0 to 70	75LBC172A
SN75LBC172AN	Obsolete	Production	PDIP (N) 16	-	-	Call TI	Call TI	0 to 70	75LBC172A

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC172A16DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
SN65LBC172ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LBC172A16DWR	SOIC	DW	16	2000	350.0	350.0	43.0
SN65LBC172ADWR	SOIC	DW	20	2000	356.0	356.0	45.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN65LBC172AN	N	PDIP	16	25	506	13.97	11230	4.32
SN65LBC172AN.A	N	PDIP	16	25	506	13.97	11230	4.32
SN65LBC172ANE4	N	PDIP	16	25	506	13.97	11230	4.32

GENERIC PACKAGE VIEW


DW 16

SOIC - 2.65 mm max height


7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A




DW0016A

PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220721/A 07/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:7X



SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DW0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220721/A 07/2016


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE





PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



14/18 Pin Only
20 Pin vendor option

4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.



4220724/A 05/2016


NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.



DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月