

## SNx52x0 USB 端口瞬态抑制器

### 1 特性

- 旨在保护亚微米 3V 或 5V 电路免受瞬态噪声的影响
- 端口 ESD 保护功能超越了：
  - 15kV 人体放电模型
  - 2kV 机器模型
- 采用 WCSP 芯片级封装
- 关断电压：6V (最小值)
- 低电流泄漏：6V 时的最大值为 1 $\mu$ A
- 低电容：35pF (典型值)

### 2 应用

- USB 全速主机、HUB 或外设
- 端口

### 3 说明

SN65220 器件为双路单向瞬态电压抑制器，SN65240 和 SN75240 器件为四路单向瞬态电压抑制器 (TVS)。这些器件为通用串行总线 (USB) 低速和全速端口提供电瞬态噪声保护。35pF 的输入电容使其不适合用于高速 USB 2.0 应用。


所有带线缆的 I/O 都容易遭受来自各种信号源的电瞬态噪声影响。这些瞬态噪声如果具有足够的幅度和持续时间，就有可能导致 USB 收发器或 USB ASIC 受到损坏。

SN65220、SN65240 和 SN75240 器件的 ESD 性能是在系统级别上根据 IEC61000-4-2 进行测量的；但是，系统设计会影响这些测试的结果。为了达到高符合性标准，需要周密的电路板设计和布局布线技术。


#### 器件信息<sup>(1)</sup>

| 器件型号               | 封装         | 封装尺寸 (标称值)        |
|--------------------|------------|-------------------|
| SN65220            | SOT-23 (6) | 2.90mm × 1.60mm   |
|                    | DSBGA (4)  | 0.925mm × 0.925mm |
| SN65240<br>SN75240 | PDIP (8)   | 9.09mm × 6.35mm   |
|                    | TSSOP (8)  | 3.00mm × 4.40mm   |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



简化版原理图



TVS 电流与电压间的关系



## Table of Contents

|                                                  |          |                                                                  |           |
|--------------------------------------------------|----------|------------------------------------------------------------------|-----------|
| <b>1 特性</b> .....                                | <b>1</b> | 9.3 Feature Description.....                                     | <b>7</b>  |
| <b>2 应用</b> .....                                | <b>1</b> | 9.4 Device Functional Modes.....                                 | <b>7</b>  |
| <b>3 说明</b> .....                                | <b>1</b> | <b>10 Application and Implementation</b> .....                   | <b>8</b>  |
| <b>4 Revision History</b> .....                  | <b>2</b> | 10.1 Application Information.....                                | <b>8</b>  |
| <b>5 Device Comparison Table</b> .....           | <b>3</b> | 10.2 Typical Application.....                                    | <b>8</b>  |
| <b>6 Pin Configuration and Functions</b> .....   | <b>3</b> | <b>11 Power Supply Recommendations</b> .....                     | <b>10</b> |
| <b>7 Specifications</b> .....                    | <b>4</b> | <b>12 Layout</b> .....                                           | <b>10</b> |
| 7.1 Absolute Maximum Ratings.....                | 4        | 12.1 Layout Guidelines.....                                      | 10        |
| 7.2 ESD Ratings.....                             | 4        | 12.2 Layout Example.....                                         | 10        |
| 7.3 Recommended Operating Conditions.....        | 4        | <b>13 Device and Documentation Support</b> .....                 | <b>11</b> |
| 7.4 Thermal Information.....                     | 4        | 13.1 接收文档更新通知.....                                               | 11        |
| 7.5 Electrical Characteristics.....              | 4        | 13.2 支持资源.....                                                   | 11        |
| 7.6 Typical Characteristics.....                 | 5        | 13.3 Trademarks.....                                             | 11        |
| <b>8 Parameter Measurement Information</b> ..... | <b>5</b> | 13.4 Electrostatic Discharge Caution.....                        | 11        |
| <b>9 Detailed Description</b> .....              | <b>6</b> | 13.5 术语表.....                                                    | 11        |
| 9.1 Overview.....                                | 6        | <b>14 Mechanical, Packaging, and Orderable Information</b> ..... | <b>11</b> |
| 9.2 Functional Block Diagram.....                | 6        |                                                                  |           |

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

|                                                                                                                                          |             |
|------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| <b>Changes from Revision I (April 2021) to Revision J (August 2022)</b>                                                                  | <b>Page</b> |
| • Updated the SN65220, SN65240, and SN75240 suppressors in the <i>Device Comparison</i> table.....                                       | <b>3</b>    |
| <b>Changes from Revision H (May 2015) to Revision I (April 2021)</b>                                                                     | <b>Page</b> |
| • 更新了整个文档中的表格、图和交叉参考的编号格式.....                                                                                                           | <b>1</b>    |
| • 将简化版原理图 图中的电阻单位从 $O$ 更改为 $\Omega$ .....                                                                                                | <b>1</b>    |
| • Updated the units from $O$ to $\Omega$ in the <i>Typical Application Schematic for ESD Protection of USB Transceivers</i> figure ..... | <b>8</b>    |
| • Updated the units from $O$ to $\Omega$ in the <i>Layout Example of a 4-Layer Board With SN65220</i> figure.....                        | <b>10</b>   |
| <b>Changes from Revision G (August 2008) to Revision H (May 2015)</b>                                                                    | <b>Page</b> |
| • 添加了引脚配置和功能 部分、ESD 表、热性能信息表、特性说明 部分、器件功能模式、应用和实施 部分、电源相关建议 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分.....                                     | <b>1</b>    |

## 5 Device Comparison Table

| PRODUCT | SUPPRESSORS | T <sub>A</sub> - RANGE | PACKAGE |
|---------|-------------|------------------------|---------|
| SN65220 | 2           | - 40°C to 85°C         | WCSP-4  |
|         |             |                        | SOT23-6 |
| SN65240 | 4           | - 40°C to 85°C         | DIP-8   |
|         |             |                        | TSSOP-8 |
| SN75240 | 4           | 0°C to 70°C            | DIP-8   |
|         |             |                        | TSSOP-8 |

## 6 Pin Configuration and Functions




图 6-1. DBV Package, 6-Pin SOT-23 (Top View)




图 6-2. P, PW Package, 8-Pin PDIP, TSSOP (Top View)

表 6-1. Pin Functions

| PIN  |      |            | TYPE         | DESCRIPTION                         |
|------|------|------------|--------------|-------------------------------------|
| NAME | DBV  | P, PW      |              |                                     |
| A    | 6    | 8          | Analog input | Transient suppressor input - Line 1 |
| B    | 4    | 6          | Analog input | Transient suppressor input - Line 2 |
| C    | —    | 2          | Analog input | Transient suppressor input - Line 3 |
| D    | —    | 4          | Analog input | Transient suppressor input - Line 4 |
| GND  | 2, 5 | 1, 3, 5, 7 | Power        | Local device ground                 |
| NC   | 1, 3 | —          | —            | Internally not connected            |




图 6-3. YZB Package, 4-Pin DSBGA (Top View)

表 6-2. Pin Functions

| PIN    |      | TYPE         | DESCRIPTION                         |
|--------|------|--------------|-------------------------------------|
| NO.    | NAME |              |                                     |
| A1     | A    | Analog input | Transient suppressor input - Line 1 |
| B1     | B    | Analog input | Transient suppressor input - Line 2 |
| A2, B2 | GND  | Power        | Local device ground                 |

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|               |                            | MIN  | MAX | UNIT |
|---------------|----------------------------|------|-----|------|
| $P_{D(peak)}$ | Peak power dissipation     |      | 60  | W    |
| $I_{FSM}$     | Peak forward surge current |      | 3   | A    |
| $I_{RSM}$     | Peak reverse surge current |      | - 9 | A    |
| $T_{stg}$     | Storage temperature        | - 65 | 150 | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [§ 7.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

|             |                                                                                          | VALUE  | UNIT |
|-------------|------------------------------------------------------------------------------------------|--------|------|
| $V_{(ESD)}$ | Electrostatic discharge                                                                  |        |      |
|             | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | ±15000 | V    |
|             | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | ±2000  |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

|       |                     | MIN  | MAX | UNIT |
|-------|---------------------|------|-----|------|
| $T_A$ | Ambient temperature |      |     |      |
|       | SN75240             | 0    | 70  | °C   |
|       | SN65220, SN65240    | - 40 | 85  |      |

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | SN65220         |                | SN65240, SN75240 |               | UNIT |
|-------------------------------|----------------------------------------------|-----------------|----------------|------------------|---------------|------|
|                               |                                              | DBV<br>(SOT-23) | YZB<br>(DSBGA) | P<br>(PDIP)      | PW<br>(TSSOP) |      |
|                               |                                              | 6 PINS          | 4 BALLS        | 8 PINS           |               |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 199.5           | 170            | 67.5             | 185.3         | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 159.7           | 1.8            | 57.9             | 68.8          | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 51.1            | 43.5           | 44.5             | 114.0         | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 41              | 9.2            | 36.2             | 9.9           | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 50.5            | 43.5           | 44.5             | 112.3         | °C/W |

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

### 7.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS             | MIN                                            | TYP | MAX | UNIT            |
|------------|-----------------------------|------------------------------------------------|-----|-----|-----------------|
| $I_{kg}$   | Leakage current             | $V_i = 6\text{ V}$ at A, B, C, or D terminals  |     |     | 1 $\mu\text{A}$ |
| $V_{(BR)}$ | Breakdown voltage           | $V_i = 1\text{ mA}$ at A, B, C, or D terminals |     |     | 6.5 7 8 V       |
| $C_{IN}$   | Input capacitance to ground | $V_i = 0.4 \sin(4E6 \pi t) + 0.5\text{ V}$     |     |     | 35 pF           |

## 7.6 Typical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise noted.




图 7-1. Transient-Voltage-Suppressor Current vs Voltage

## 8 Parameter Measurement Information




图 8-1. Measurement of Leakage Current




图 8-2. Measurement of Breakdown Voltage

## 9 Detailed Description

### 9.1 Overview

The SN65220, SN65240, and SN75240 devices integrate multiple unidirectional transient voltage suppressors (TVS). 图 9-1 shows the equivalent circuit diagram of a single TVS diode.

For positive transient voltages, only the Q1 transistor determines the switching characteristic. When the input voltage reaches the Zener voltage,  $V_Z$ , Zener diode D1 conducts; therefore, allowing for the base-emitter voltage,  $V_{BE}$ , to increase. At  $V_{IN} = V_Z + V_{BE}$ , the transistor starts conducting. From then on, its on-resistance decreases linearly with increasing input voltage.

For negative transient voltages, only diode D2 determines the switching characteristic. Here, switching occurs when the input voltage exceeds the diode forward voltage,  $V_{FW}$ .





图 9-1. TVS Structure and Current — Voltage Characteristic

### 9.2 Functional Block Diagram



### 9.3 Feature Description

The SN65220, SN65240, and SN75240 family of unidirectional transient voltage suppressors provide transient protection to Universal Serial Bus low and full-speed ports. These TVS diodes provide a minimum breakdown voltage of 6.5-V to protect USB transceivers and USB ASICs typically implemented in 3-V or 5-V digital CMOS technology.

### 9.4 Device Functional Modes

TVS diodes possess two functional modes, a high-impedance and a conducting mode.

During normal operating conditions, that is in the absence of high voltage transients, the breakdown voltage of TVS diodes is not exceeded and the devices remain high-impedance.

In the presence of high-voltage transients the breakdown voltage is exceeded. The TVS diodes then conduct and become low-impedance. In this mode excessive transient energy is shunted directly to local circuit ground, preventing USB transceivers from electrical damage.

## 10 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 10.1 Application Information

The USB has become a popular solution to connect PC peripherals. The USB allows devices to be hot-plugged in and out of the existing PC system without rebooting or turning off the PC. Because frequent human interaction with the USB system occurs as a result of its attractive hot-plugging ability, there is the possibility for large ESD strikes and damage to crucial system elements. The ESD protection included on the existing hardware is typically in the 2-kV to 4-kV range for the human body model (HBD) and 200-V to 300-V for the machine model (MM). The ESD voltage levels found in a normal USB operating environment can exceed these levels. The SN75240, SN65240, and SN65220 devices will increase the robustness of the existing USB hardware to ESD strikes common to the environment in which USB is likely to be used.

### 10.2 Typical Application

图 10-1 shows a typical USB system and application of the SN75240, SN65240, and SN65220 devices. Connections to pin A from the D+ data line, pin B from the D- data line, and the device grounds from the GND line that already exists are necessary to increase the amount of ESD protection provided to the USB port.

The design of the suppressor gives it very low maximum current leakage of 1  $\mu$ A, a very low typical capacitance of 35 pF, and a standoff voltage minimum of 6 V. Because of these levels, the SN75240, SN65240, and SN65220 devices will provide added protection to the USB system hardware during ESD events without introducing the high capacitance and current leakage levels typical of external transient voltage suppressors. The addition of an SN75240, SN65240, or SN65220 device is beneficial to both full-speed and low-speed USB 1.1 bandwidth standards.




图 10-1. Typical Application Schematic for ESD Protection of USB Transceivers

### 10.2.1 Design Requirements

For this design example, use the parameters listed in 表 10-1 as design parameters.

**表 10-1. Design Parameters**

| DESIGN PARAMETER                         | EXAMPLE VALUE |
|------------------------------------------|---------------|
| Minimum breakdown voltage (TVS)          | 6.5 V         |
| Maximum supply voltage (USB transceiver) | 5.5 V         |
| Typical junction capacitance (TVS)       | 35 pF         |
| Maximum data rate (USB transceiver)      | 12 Mbps       |

### 10.2.2 Detailed Design Procedure

To effectively protect USB transceivers, use TVS diodes with breakdown voltages close to 6 V, such as the SN65220, SN65240, or SN75220 devices.

Because of the TVS junction capacitance of 35 pF, apply these TVS diodes only to USB transceivers with full-speed capability that is 12 Mbps maximum.

Place the TVS diodes as close to the board connector as possible to prevent transient energies from entering further board space.

Connect the TVS diode between the data lines (D+, D - ) and local circuit ground (GND).

Because noise transient represents high-speed frequencies, ensure low-inductance return paths for the transient currents by providing a solid ground plane and using two VIAs connecting the TVS terminals to ground.

### 10.2.3 Application Curve




**图 10-2. HBM Curve**

## 11 Power Supply Recommendations

Unlike other semiconductor components that require a supply voltage to operate, the SN65220, SN65240, and SN75240 transient suppressors are combinations of multiple p-n diodes, activated by transient voltages. Therefore, these transient suppressors do not require external voltage supplies.

## 12 Layout

### 12.1 Layout Guidelines

The multiple ground pins provided lower the connection resistance to ground. In order to improve circuit operation, a connection to all ground pins must be provided on the system printed circuit board. Without proper device connection to ground, the speed and protection capability of the device will be degraded.

- The ground termination pads should be connected directly to a ground plane on the board for optimum performance. A single trace ground conductor will not provide an effective path for fast rise-time transient events including ESD due to parasitic inductance.
- Nominal inductive values of a PCB trace are approximately 20 nH/cm. This value may seem small, but an apparent *short length* of trace may be sufficient to produce significant  $L(di/dt)$  effects with fast rise-time ESD spikes.
- Mount the TVS as close as possible to the I/O socket to reduce radiation originating from the transient as it is routed to ground.

#### 备注

Direct connective paths of the traces are taken to the suppressor mounting pads to minimize parasitic inductance in the surge-current conductive path, thus minimizing  $L(di/dt)$  effects.

### 12.2 Layout Example




图 12-1. Layout Example of a 4-Layer Board With SN65220

## 13 Device and Documentation Support

### 13.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 13.2 支持资源

**TI E2E™ 支持论坛** 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

### 13.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
所有商标均为其各自所有者的财产。

### 13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.5 术语表

**TI 术语表** 本术语表列出并解释了术语、首字母缩略词和定义。

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable part number       | Status<br>(1) | Material type<br>(2) | Package   Pins   | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|-----------------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">SN65220DBVR</a> | Active        | Production           | SOT-23 (DBV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | SADI                |
| SN65220DBVR.A               | Active        | Production           | SOT-23 (DBV)   6 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | SADI                |
| SN65220DBVRG4               | Active        | Production           | SOT-23 (DBV)   6 | 3000   LARGE T&R      | -           | Call TI                              | Call TI                           | -40 to 85    |                     |
| <a href="#">SN65220DBVT</a> | Obsolete      | Production           | SOT-23 (DBV)   6 | -                     | -           | Call TI                              | Call TI                           | -40 to 85    | SADI                |
| <a href="#">SN65240P</a>    | Active        | Production           | PDIP (P)   8     | 50   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | -40 to 85    | SN65240P            |
| SN65240P.A                  | Active        | Production           | PDIP (P)   8     | 50   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | -40 to 85    | SN65240P            |
| <a href="#">SN65240PW</a>   | Obsolete      | Production           | TSSOP (PW)   8   | -                     | -           | Call TI                              | Call TI                           | -40 to 85    | A65240              |
| <a href="#">SN65240PWR</a>  | Active        | Production           | TSSOP (PW)   8   | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | A65240              |
| SN65240PWR.A                | Active        | Production           | TSSOP (PW)   8   | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 85    | A65240              |
| <a href="#">SN75240P</a>    | Active        | Production           | PDIP (P)   8     | 50   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | 0 to 70      | SN75240P            |
| SN75240P.A                  | Active        | Production           | PDIP (P)   8     | 50   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | 0 to 70      | SN75240P            |
| <a href="#">SN75240PW</a>   | Obsolete      | Production           | TSSOP (PW)   8   | -                     | -           | Call TI                              | Call TI                           | 0 to 70      | A75240              |
| <a href="#">SN75240PWR</a>  | Obsolete      | Production           | TSSOP (PW)   8   | -                     | -           | Call TI                              | Call TI                           | 0 to 70      | A75240              |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**OTHER QUALIFIED VERSIONS OF SN65220 :**

- Automotive : [SN65220-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN65220DBVR | SOT-23       | DBV             | 6    | 3000 | 178.0              | 9.0                | 3.23    | 3.17    | 1.37    | 4.0     | 8.0    | Q3            |
| SN65240PWR  | TSSOP        | PW              | 8    | 2000 | 330.0              | 12.4               | 7.0     | 3.6     | 1.6     | 8.0     | 12.0   | Q1            |


## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device      | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65220DBVR | SOT-23       | DBV             | 6    | 3000 | 180.0       | 180.0      | 18.0        |
| SN65240PWR  | TSSOP        | PW              | 8    | 2000 | 353.0       | 353.0      | 32.0        |

## TUBE




\*All dimensions are nominal

| Device     | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN65240P   | P            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |
| SN65240P.A | P            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |
| SN75240P   | P            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |
| SN75240P.A | P            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |

P (R-PDIP-T8)


PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

**DBV0006A****PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214840/G 08/2024

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.




**PW0008A**

**TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS  
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月