

SN75176A 差动总线收发器

1 特性


- 双向收发器
- 符合或超过 ANSI 标准 TIA/EIA-422-B 和 ITU Recommendations V.11 的要求
- 适用于嘈杂环境中的长距离总线线路上的多点传输
- 三态驱动器和接收器输出
- 单独的驱动器和接收器使能端
- 宽正负输入/输出总线电压范围
- $\pm 60\text{mA}$ 最大驱动器输出能力
- 热关断保护
- 驱动器正负电流限制
- $12\text{k}\Omega$ 最小接收器输入阻抗
- $\pm 200\text{mV}$ 接收器输入灵敏度
- 50mV 典型接收器输入迟滞
- 由 5V 单电源供电
- 更低功耗要求

2 应用

- 低速 RS485 通信 (5Mbps 或以下)
- 对于 10Mbps , 请使用 SN75176B

3 说明

SN75176A 差分总线收发器是单片集成电路, 旨在实现多点总线传输线路上的双向数据通信。它专为平衡传输线路而设计, 符合 ANSI 标准 EIA/TIA-422-B 和 ITU Recommendation V.11。



简化版原理图

SN75176A 器件将一个三态差分线路驱动器和一个差分输入线路接收器组合在一起, 这两个器件由一个 5V 单电源供电。驱动器和接收器分别具有高电平有效和低电平有效使能端, 它们可以在外部连接在一起以用作方向控制。驱动器差分输出端和接收器差分输入端在内部连接以形成差分输入/输出 (I/O) 总线端口, 这些端口用于在每次禁用驱动器或 $V_{CC} = 0$ 时为总线提供最小负载。这些端口具有较宽的正负共模电压范围, 使得该器件适用于合用线应用。

驱动器旨在处理灌电流或拉电流高达 60mA 的负载。驱动器具有正负电流限制和热关断功能, 避免出现线路故障状况。根据设计在大约 150°C 的结温下发生热关断。接收器具有 $12\text{k}\Omega$ 的最小输入阻抗、 $\pm 200\text{mV}$ 的输入灵敏度和 50mV 的典型输入迟滞。

SN75176A 可用于采用 SN75172 和 SN75174 四路差分线路驱动器以及 SN75173 和 SN75175 四路差分线路接收器的传输线路应用。

SN75176A 的工作温度范围是 0°C 至 70°C 。

器件信息⁽¹⁾

器件型号	封装 (引脚)	封装尺寸 (标称值)
SN75176A	SOIC (8)	$4.90\text{mm} \times 3.91\text{mm}$
	PDIP (8)	$9.81\text{mm} \times 6.35\text{mm}$

(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。




Table of Contents

1 特性	1	8 Detailed Description	12
2 应用	1	8.1 Overview.....	12
3 说明	1	8.2 Functional Block Diagrams.....	12
4 Revision History	2	8.3 Feature Description.....	12
5 Pin Configuration and Functions	3	8.4 Device Functional Modes.....	13
6 Specifications	4	9 Application and Implementation	14
6.1 Absolute Maximum Ratings.....	4	9.1 Application Information.....	14
6.2 Recommended Operating Conditions.....	4	9.2 Typical Application.....	14
6.3 Thermal Information.....	4	9.3 Power Supply Recommendations.....	15
6.4 Dissipation Rating Table.....	4	9.4 Layout.....	15
6.5 Electrical Characteristics – Driver.....	5	10 Device and Documentation Support	17
6.6 Electrical Characteristics – Receiver.....	5	10.1 Trademarks.....	17
6.7 Switching Characteristics – Driver.....	6	10.2 Electrostatic Discharge Caution.....	17
6.8 Switching Characteristics – Receiver.....	6	10.3 术语表.....	17
6.9 Typical Characteristics.....	7	11 Mechanical, Packaging, and Orderable Information	17
7 Parameter Measurement Information	9		

4 Revision History

Changes from Revision B (January 2015) to Revision C (October 2022)	Page
• Deleted the <i>ESD Ratings</i> table.....	4
• Changed the <i>Thermal Information</i> table.....	4
Changes from Revision A (May 1995) to Revision B (January 2015)	Page
• 添加了应用、器件信息表、引脚功能表、ESD 等级表、热性能信息表、典型特性、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分.....	1
• 删除了订购信息表.....	1

5 Pin Configuration and Functions




表 5-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
R	1	O	Logic Data Output from RS-485 Receiver
RE	2	I	Receive Enable (active low)
DE	3	I	Driver Enable (active high)
D	4	I	Logic Data Input to RS-485 Driver
GND	5	—	Device Ground Pin
A	6	I/O	RS-422 or RS-485 Data Line
B	7	I/O	RS-422 or RS-485 Data Line
V _{CC}	8	—	Power Input. Connect to 5-V Power Source.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply Voltage ⁽²⁾		7	V
	Voltage range at any bus terminal	– 10	15	V
V _I	Enable input voltage		5.5	V
	Continuous Total power Dissipation	See Dissipation Rating Table		
T _A	Operating free-air temperature range	0	70	°C
T _{stg}	Storage temperature range	65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [# 6.2](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _I or V _{IC}	Voltage at any buss terminal (separately or common mode)		– 7		12	V
V _{IH}	High-level input voltage	D, DE, and RE	2			V
V _{IL}	Low-level input voltage	D, DE, and RE			0.8	V
V _{ID}	Differential input voltage ⁽¹⁾				±12	V
I _{OH}	High-level output current	Driver			– 60	mA
		Receiver			– 400	μA
I _{OL}	Low-level output current	Driver			60	mA
		Receiver			8	
T _A	Operating free-air temperature		0		70	°C

- (1) Differential-input/output bus voltage is measured at the non-inverting terminal A with respect to the inverting terminal B.

6.3 Thermal Information

THERMAL METRIC ⁽¹⁾		D	P	UNIT
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	116.7	66.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	56.3	55.6	
R _{θJB}	Junction-to-board thermal resistance	63.4	42.9	
ψ _{JT}	Junction-to-top characterization parameter	8.8	23.9	
ψ _{JB}	Junction-to-board characterization parameter	62.6	42.5	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.4 Dissipation Rating Table

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING
D	725 mW	5.8 mW/°C	464 mW
P	1100 mW	8.8 mW/°C	704 mW

6.5 Electrical Characteristics - Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}	Input clamp voltage	$I_I = -18 \text{ mA}$			-1.5	V
V_{OH}	High-level output voltage	$V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = -33 \text{ mA}$		3.7		V
V_{OL}	Low-level output voltage	$V_{IH} = 2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$, $I_{OH} = 33 \text{ mA}$		1.1		V
$ V_{OD1} $	Differential output voltage	$I_O = 0$			$2V_{OD2}$	V
$ V_{OD2} $	Differential output voltage	$R_L = 100 \, \Omega$, see 图 7-1	2	2.7		V
		$R_L = 54 \, \Omega$, see 图 7-1	1.5	2.4		
$\Delta V_{OD} $	Change in magnitude of differential output voltage ⁽²⁾				± 0.2	V
V_{OC}	Common-mode output voltage ⁽³⁾	$R_L = 54 \, \Omega$ or $100 \, \Omega$, see 图 7-1			3	V
$\Delta V_{OC} $	Change in magnitude of common-mode output voltage ⁽²⁾				± 0.2	V
I_O	Output current	Output disabled ⁽⁴⁾	$V_O = 12 \text{ V}$		1	mA
			$V_O = -7 \text{ V}$		-0.8	
I_{IH}	High-level input current	$V_I = 2.4 \text{ V}$			20	μA
I_{IL}	Low-level input current	$V_I = 0.4 \text{ V}$			-400	μA
I_{OS}	Short-circuit output current	$V_O = -7 \text{ V}$			-250	mA
		$V_O = V_{CC}$			250	
		$V_O = 12 \text{ V}$			500	
I_{CC}	Supply current (total package)	No load	Outputs enabled	35	50	mA
			Outputs disabled	26	40	

(1) All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^\circ\text{C}$.

(2) $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.

(3) In ANSI Standard EIA/TIA-422-B, V_{OC} , which is the average of the two output voltages with respect to GND, is called output offset voltage, V_{OS} .

(4) This applies for both power on and off; refer to ANSI Standard EIA/TIA-422-B for exact conditions.

6.6 Electrical Characteristics - Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage	$V_O = 2.7 \text{ V}$, $I_O = -0.4 \text{ mA}$			0.2	V
V_{IT-}	Negative-going input threshold voltage	$V_O = 0.5 \text{ V}$, $I_O = 8 \text{ mA}$	-0.2			V
V_{hys}	Input hysteresis voltage ($V_{IT+} - V_{IT-}$)			50		mV
V_{IK}	Enable clamp voltage	$I_I = -18 \text{ mA}$			-1.5	V
V_{OH}	High-level output voltage	$V_{ID} = 200 \text{ mV}$, $I_{OH} = -400 \, \mu\text{A}$ See 图 7-2	2.7			V
V_{OL}	Low-level output voltage	$V_{ID} = 200 \text{ mV}$, $I_{OH} = 8 \text{ mA}$ See 图 7-2			0.45	V
I_{OZ}	High-impedance-state output current	$V_O = 0.4 \text{ V}$ to 2.4 V			± 20	μA
I_I	Line input current	Other input = 0 V ⁽²⁾	$V_I = 12 \text{ V}$		1	mA
			$V_I = -7 \text{ V}$		-0.8	
I_{IH}	High-level enable input current	$V_{IH} = 2.7 \text{ V}$			20	μA
I_{IL}	Low-level enable input current	$V_{IL} = 0.4 \text{ V}$			-100	μA
r_i	Input resistance		12			$\text{k}\Omega$
I_{OS}	Short-circuit output current		-15		-85	mA

6.6 Electrical Characteristics – Receiver (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
I _{CC}	Supply current (total package)	No load	Outputs enabled		35	50	mA
			Outputs disabled		26	40	

(1) All typical values are at V_{CC} = 5 V, T_A = 25°C.

(2) This applies for both power on and power off. Refer to ANSI Standard EIA/TIA-422-B for exact conditions.

6.7 Switching Characteristics – Driver

V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{d(OD)}	Differential-output delay time	R _L = 60 Ω, See 图 7-3			40	60	ns
t _{t(OD)}	Differential-output transition time				65	95	ns
t _{PZH}	Output enable time to high level	R _L = 110 Ω, See 图 7-4			55	90	ns
t _{PZL}	Output enable time to low level	R _L = 110 Ω, See 图 7-5			30	50	ns
t _{PHZ}	Output disable time from high level	R _L = 110 Ω, See 图 7-4			85	130	ns
t _{PLZ}	Output disable time from low level	R _L = 110 Ω, See 图 7-5			20	40	ns

6.8 Switching Characteristics – Receiver

V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output	V _{ID} = – 1.5 V to 1.5 V, See 图 7-6			21	35	ns
t _{PHL}	Propagation delay time, high-to-low-level output				23	35	ns
t _{PZH}	Output enable time to high level	See 图 7-7			10	30	ns
t _{PZL}	Output enable time to low level				12	30	ns
t _{PHZ}	Output disable time from high level	See 图 7-7			20	35	ns
t _{PLZ}	Output disable time from low level				17	25	ns

6.9 Typical Characteristics

Conditions listed in each chart




图 6-1. Driver, High-Level Output Voltage vs High-Level Output Current




图 6-2. Driver, Low-Level Output Voltage vs Low-Level Output Current




图 6-3. Driver, Differential Output Voltage vs Output Current




图 6-4. Receiver, Low-Level Output Voltage vs Low-Level Output Current




图 6-5. Receiver, Low-Level Output Voltage vs Low-Level Output Current




图 6-6. Low-Level Output Voltage vs Free-Air Temperature

6.9 Typical Characteristics (continued)

Conditions listed in each chart




图 6-7. Output Voltage vs Enable Voltage

7 Parameter Measurement Information




图 7-1. Driver V_{OD} and V_{OC}






图 7-2. Receiver V_{OH} and V_{OL}




TEST CIRCUIT

- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50$ Ω .
B. C_L includes probe and jig capacitance.




VOLTAGE WAVEFORMS

图 7-3. Driver Test Circuit and Voltage Waveforms




TEST CIRCUIT

- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50$ Ω .
B. C_L includes probe and jig capacitance.




VOLTAGE WAVEFORMS

图 7-4. Driver Test Circuit and Voltage Waveforms



TEST CIRCUIT


- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50$ Ω .
B. C_L includes probe and jig capacitance.



VOLTAGE WAVEFORMS


B. C_L includes probe and jig capacitance.

图 7-5. Driver Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50$ Ω.
- B. C_L includes probe and jig capacitance.

图 7-6. Receiver Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50$ Ω.

- B. C_L includes probe and jig capacitance.

图 7-7. Receiver Test Circuit and voltage Waveforms

8 Detailed Description


8.1 Overview

The SN75176A differential bus transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus-transmission lines. It is designed for balanced transmission lines and meets ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11.

The SN75176A combines a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ± 200 mV, and a typical input hysteresis of 50 mV.

8.2 Functional Block Diagrams



This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12




图 8-1. Schematics of Inputs and Outputs

8.3 Feature Description

8.3.1 Driver

The driver converts a TTL logic signal level to RS-422 and RS-485 compliant differential output. The TTL logic input, DE pin, can be used to turn the driver on and off.

表 8-1. Driver Function Table⁽¹⁾

INPUT D	ENABLE DE	DIFFERENTIAL OUTPUTS	
		A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

(1) H = high level, L = low level,
X = irrelevant, Z = high impedance (off)

8.3.2 Receiver

The receiver converts a RS-422 or RS-485 differential input voltage to a TTL logic level output. The TTL logic input, $\overline{RE}$ pin, can be used to turn the receiver logic output on and off.

表 8-2. Receiver Function Table⁽¹⁾

DIFFERENTIAL INPUTS A - B	ENABLE $\overline{RE}$	OUTPUT R
$V_{ID} \geq 0.2\text{ V}$	L	H
$-0.2\text{ V} < V_{ID} < 0.2\text{ V}$	L	U
$V_{ID} \leq -0.2\text{ V}$	L	L
X	H	Z
Open	L	U

(1) H = high level,
L = low level,
U = unknown,
Z = high impedance (off)

8.4 Device Functional Modes

8.4.1 Device Powered

Both the driver and receiver can be individually enabled or disabled in any combination. DE and $\overline{RE}$ can be connected together for a single port direction control bit.

8.4.2 Device Unpowered

The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$.

9 Application and Implementation


备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

The device can be used in RS-485 and RS-422 physical layer communications.

9.2 Typical Application



The line should be terminated at both ends in its characteristic impedance ($R_T = Z_0$). Stub lengths off the main line should be kept as short as possible.

图 9-1. Typical Application Circuit


9.2.1 Design Requirements

- 5-V power source
- RS-485 bus operating at 5 Mbps or less
- Connector that ensures the correct polarity for port pins
- External fail safe implementation

9.2.2 Detailed Design Procedure

- Place the device close to bus connector to keep traces (stub) short to prevent adding reflections to the bus line
- If desired, add external fail-safe biasing to ensure +200 mV on the A-B port.

9.2.3 Application Curves



A. Scale is 1V per division and 50nS per division

图 9-2. Eye Diagram for 5-Mbps Over 100 feet of Standard CAT-5E cable 120-Ω Termination at Both Ends.

9.3 Power Supply Recommendations

Power supply should be 5 V with a tolerance less than 10%

9.4 Layout

9.4.1 Layout Guidelines

Traces from device pins A and B to connector must be short and capable of 250 mA maximum current.

9.4.2 Layout Example




图 9-3. Layout Example

10 Device and Documentation Support

10.1 Trademarks

所有商标均为其各自所有者的财产。

10.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.3 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN75176AD	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	0 to 70	75176A
SN75176ADR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75176A
SN75176ADR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75176A
SN75176ADRE4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75176A
SN75176ADRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75176A
SN75176AP	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75176AP
SN75176AP.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75176AP
SN75176APE4	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75176AP

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75176ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75176ADR	SOIC	D	8	2500	340.5	336.1	25.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN75176AP	P	PDIP	8	50	506	13.97	11230	4.32
SN75176AP.A	P	PDIP	8	50	506	13.97	11230	4.32
SN75176APE4	P	PDIP	8	50	506	13.97	11230	4.32



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X


4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月