

## SN74LVC1G17 单路施密特触发缓冲器

### 1 特性

- 采用具有 0.5mm 间距的超小型 0.64mm<sup>2</sup> 封装 (DPW)
- 支持 5V V<sub>CC</sub> 运行
- 输入电压高达 5.5V
- 3.3V 时 t<sub>pd</sub> 最大值为 4.6ns
- 低功耗, I<sub>CC</sub> 最大值为 10 μA
- 3.3V 时, 输出驱动为 ±24mA
- I<sub>off</sub> 支持带电插入、局部关断模式和后驱动保护
- 闩锁性能超过 100mA, 符合 JESD 78 II 类规范的要求
- ESD 保护性能超过 JESD 22 规范要求
  - 2000V 人体放电模型 (A114A)
  - 200V 机器放电模型 (A115A)
  - 1000V 充电器件模型 (C101)

### 2 应用

- AV 接收器
- 音频接口盒：便携式
- 蓝光播放器与家庭影院
- MP3 播放器/录音机
- 个人数字助理 (PDA)
- 电源：电信/服务器交流/直流电源：单路控制器：模拟式和数字式
- 固态硬盘 (SSD)：客户端和企业级
- 电视：LCD 电视/数字电视和高清电视 (HDTV)
- 平板电脑：企业级
- 视频分析：服务器
- 无线耳机、键盘和鼠标

### 3 说明

该单路施密特触发缓冲器设计在 1.65V 至 5.5V V<sub>CC</sub> 下运行。

SN74LVC1G17 器件包含一个缓冲器, 并执行布尔函数 Y = A。


CMOS 器件具有高输出驱动, 同时在宽 V<sub>CC</sub> 工作范围内保持低静态功率耗散。

SN74LVC1G17 器件采用多种封装, 包括封装尺寸为 0.8mm × 0.8mm 的超小型 DPW 封装。

#### 封装信息

器件名称	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>	本体尺寸 <sup>(3)</sup>
SN74LVC1G17	DBV ( SOT-23 , 5 )	2.9mm × 2.8mm	2.9mm × 1.6mm
	DRL ( SOT-5X3 , 5 )	1.6mm × 1.6mm	1.6mm × 1.2mm
	DCK ( SC70 , 5 )	2.0mm × 2.1mm	2.0mm × 1.25mm
	DPW ( X2SON , 5 )	0.8mm × 0.8mm	0.8mm × 0.8mm
	DRY ( USON , 6 )	1.45mm × 1mm	1.45mm × 1.0mm
	DSF ( X2SON , 6 )	1.0mm × 1.0mm	1.0mm × 1.0mm
	YZP ( DSBGA , 5 )	1.75mm × 1.25mm	1.75mm × 1.25mm
	YZV ( DSBGA , 4 )	1.25mm × 1.25mm	1.25mm × 1.25mm

- (1) 有关所有可用封装, 请参阅机械、封装和可订购信息。
- (2) 封装尺寸 (长 × 宽) 为标称值, 并包括引脚 (如适用)。
- (3) 封装尺寸 (长 × 宽) 为标称值, 不包括引脚。




功能方框图



## 内容

<b>1 特性</b> .....	1	7.1 概述.....	11
<b>2 应用</b> .....	1	7.2 功能方框图.....	11
<b>3 说明</b> .....	1	7.3 特性说明.....	11
<b>4 引脚配置和功能</b> .....	3	7.4 器件功能模式.....	11
<b>5 规格</b> .....	4	<b>8 应用和实施</b> .....	12
5.1 绝对最大额定值.....	4	8.1 应用信息.....	12
5.2 ESD 等级.....	4	8.2 典型应用.....	12
5.3 建议运行条件.....	5	8.3 电源相关建议.....	13
5.4 热性能信息.....	5	8.4 布局.....	13
5.5 电气特性—直流限值变化.....	6	<b>9 器件和文档支持</b> .....	14
5.6 开关特性, $C_L = 15\text{pF}$ .....	7	9.1 接收文档更新通知.....	14
5.7 开关特性交流限值, $-40^\circ\text{C}$ 至 $85^\circ\text{C}$ .....	7	9.2 支持资源.....	14
5.8 开关特性交流限值, $-40^\circ\text{C}$ 至 $125^\circ\text{C}$ .....	7	9.3 商标.....	14
5.9 工作特性.....	7	9.4 静电放电警告.....	14
5.10 典型特性.....	8	9.5 术语表.....	14
<b>6 参数测量信息</b> .....	9	<b>10 修订历史记录</b> .....	14
<b>7 详细说明</b> .....	11	<b>11 机械、封装和可订购信息</b> .....	15

## 4 引脚配置和功能



N.C. – No internal connection  
 See mechanical drawings for dimensions.  
 DNU – Do not use

### 引脚功能

名称	引脚				说明
	DBV、DCK、DRL、DPW	DRY、DSF	YZP	YZV	
NC	1	1、5	A1、B2	-	未连接
A	2	2	B1	A1	输入
GND	3	3	C1	B1	接地
Y	4	4	C2	B2	输出
V <sub>CC</sub>	5	6	A2	A2	电源端子

## 5 规格

### 5.1 绝对最大额定值

在自然通风条件下的工作温度范围内测得（除非另有说明）<sup>(1)</sup>

		最小值	最大值	单位
$V_{CC}$	电源电压范围	-0.5	6.5	V
$V_I$	输入电压范围 <sup>(2)</sup>	-0.5	6.5	V
$V_O$	在高阻抗或断电状态对任一输出施加的电压范围 <sup>(2)</sup>	-0.5	6.5	V
$V_O$	应用到任一处于高电平或低电平状态输出的电压范围 <sup>(2) (3)</sup>	-0.5	$V_{CC} + 0.5$	V
$I_{IK}$	输入钳位电流	$V_I < 0$	-50	mA
$I_{OK}$	输出钳位电流	$V_O < 0$	-50	mA
$I_O$	持续输出电流		±50	mA
	通过 $V_{CC}$ 或 GND 的持续电流		±100	mA
$T_{stg}$	贮存温度范围	-65	150	°C

- (1) 在绝对最大额定值范围外运行可能对器件造成永久损坏。绝对最大额定值并不表示器件在这些条件下或在建议的工作条件以外的任何其他条件下能够正常运行。如果超出建议运行条件但在绝对最大额定值范围内使用，器件可能不会完全正常运行，这可能影响器件的可靠性、功能和性能并缩短器件寿命。
- (2) 如果遵守输入和输出电流额定值，则可能会超过输入和输出负电压额定值。
- (3)  $V_{CC}$  的值在建议运行条件表中提供。

### 5.2 ESD 等级

		值	单位	
$V_{(ESD)}$ <sup>(1)</sup>	静电放电	人体放电模型 (HBM), 符合 ANSI/ESDA/JEDEC JS-001 标准 <sup>(2)</sup>	±2000	V
		充电器件模型 (CDM), 符合 JEDEC 规范 JESD22-C101 <sup>(3)</sup>	±1000	V

- (1) 静电放电 (ESD) 衡量器件对装配线在其内部的静电放电所造成的损坏的敏感度和抵抗能力。
- (2) JEDEC 文档 JEP155 指出：500V HBM 时能够在标准 ESD 控制流程下安全生产。
- (3) JEDEC 文档 JEP157 规定：250V CDM 可实现在标准 ESD 控制流程下安全生产

### 5.3 建议运行条件

请参阅 (1)

			最小值	最大值	单位
V <sub>CC</sub>	电源电压	工作	1.65	5.5	V
		仅数据保留	1.5		
V <sub>I</sub>	输入电压		0	5.5	V
V <sub>O</sub>	输出电压		0	V <sub>CC</sub>	V
I <sub>OH</sub>	高电平输出电流	V <sub>CC</sub> = 1.65V		-4	mA
		V <sub>CC</sub> = 2.3V		-8	
		V <sub>CC</sub> = 3V		-16	
				-24	
		V <sub>CC</sub> = 4.5V		-32	
I <sub>OL</sub>	低电平输出电流	V <sub>CC</sub> = 1.65V		4	mA
		V <sub>CC</sub> = 2.3V		8	
		V <sub>CC</sub> = 3V		16	
				24	
		V <sub>CC</sub> = 4.5V		32	
T <sub>A</sub>	自然通风条件下的工作温度范围		-40	125	°C

(1) 器件的所有未使用输入必须保持在 V<sub>CC</sub> 或 GND，以确保器件正常运行。请参阅 [慢速或浮点 CMOS 输入影响](#) 应用说明。

### 5.4 热性能信息

热指标 <sup>(1)</sup>	SN74LVC1G17							单位
	DBV	DCK	DRL	DRY	YZP	DPW	YZV	
	5 引脚	5 引脚	5 引脚	6 引脚	5 引脚	4 引脚	4 引脚	
R <sub>θJA</sub> 结至环境热阻	357.1	371.0	350	608	130	340	181	°C/W
R <sub>θJC(top)</sub> 结至外壳 (顶部) 热阻	263.7	297.5	121	432	54	215	1	
R <sub>θJB</sub> 结至电路板热阻	264.4	258.6	171	446	51	294	39	
ψ <sub>JT</sub> 结至顶部特征参数	195.6	195.6	11	191	1	41	8	
ψ <sub>JB</sub> 结至电路板特征参数	262.2	256.2	169	442	50	294	38	
R <sub>θJC(bot)</sub> 结至外壳 (底部) 热阻	-	-	-	198	-	250	-	

(1) 有关新旧热指标的更多信息，请参阅 [半导体和 IC 封装热指标](#) 应用手册。

## 5.5 电气特性—直流限值变化

表 5-1. 直流限值变化

在自然通风条件下的建议运行温度范围内测得 (除非另有说明)

参数	测试条件	V <sub>CC</sub>	25°C			-40°C 至 85°C			-40°C 至 125°C			单位	
			最小值	典型值 <sup>(1)</sup>	最大值	最小值	典型值 <sup>(1)</sup>	最大值	最小值	典型值	最大值		
V <sub>T+</sub> (正向输入阈值电压)		1.65V				0.76		1.13	0.76		1.13	V	
		2.3V				1.08		1.56	1.08		1.56		
		3V				1.48		1.92	1.48		1.92		
		4.5V				2.19		2.74	2.19		2.74		
		5.5V				2.65		3.33	2.65		3.33		
V <sub>T-</sub> (负向输入阈值电压)		1.65V				0.35		0.59	0.35		0.59	V	
		2.3V				0.56		0.88	0.56		0.88		
		3V				0.89		1.2	0.89		1.2		
		4.5V				1.51		1.97	1.51		1.97		
		5.5V				1.88		2.4	1.88		2.4		
ΔV <sub>T</sub> 迟滞 (V <sub>T+</sub> - V <sub>T-</sub> )		1.65V				0.36		0.64	0.36		0.64	V	
		2.3V				0.45		0.78	0.45		0.78		
		3V				0.51		0.83	0.51		0.83		
		4.5V				0.58		0.93	0.58		0.93		
		5.5V				0.69		1.04	0.69		1.04		
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	1.65V 至 5.5V				V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.1			V	
		1.65V				1.2			1.2				
		2.3V				1.9			1.9				
		3V	I <sub>OH</sub> = -16mA				2.4			2.4			
			I <sub>OH</sub> = -24mA				2.3			2.3			
			I <sub>OH</sub> = -32mA	4.5V			3.8			3.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	1.65V 至 5.5V						0.1			0.1	V	
		1.65V						0.45			0.45		
		2.3V						0.3			0.3		
		3V	I <sub>OL</sub> = 16mA						0.4				0.4
			I <sub>OL</sub> = 24mA						0.55				0.55
			I <sub>OL</sub> = 32mA	4.5V					0.55				0.55
I <sub>I</sub>	A 输入	V <sub>I</sub> = 5.5V 或 GND	0 至 5.5V					±5		±5	μA		
I <sub>off</sub>		V <sub>I</sub> 或 V <sub>O</sub> = 5.5V	0					±10		±10	μA		
I <sub>CC</sub>	V <sub>I</sub> = 5.5V 或 GND , V <sub>I</sub> = 3.6V 或 GND ,	I <sub>O</sub> = 0	1.65V 至 5.5V					10		10	μA		
			3V 至 3.6V	0.5	1.5								
ΔI <sub>CC</sub>	一个输入电压为 V <sub>CC</sub> - 0.6V , 其他输入电压为 V <sub>CC</sub> 或 GND		3V 至 5.5V					500		500	μA		
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> 或 GND		3.3V	4.5							pF		

(1) 所有典型值均在 V<sub>CC</sub> = 3.3V、T<sub>A</sub> = 25°C 下测得。

## 5.6 开关特性, $C_L = 15\text{pF}$

表 5-2.  $C_L = 15\text{pF}$

在自然通风条件下的建议工作温度范围内测得,  $C_L = 15\text{pF}$  (除非另有说明) (请参阅图 6-1)

参数	从 (输入)	至 (输出)	-40°C 至 85°C								单位
			$V_{CC} = 1.8\text{V} \pm 0.15\text{V}$		$V_{CC} = 2.5\text{V} \pm 0.2\text{V}$		$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 5\text{V} \pm 0.5\text{V}$		
			最小值	最大值	最小值	最大值	最小值	最大值	最小值	最大值	
$t_{pd}$	A	Y	2.8	9.9	1.6	5.5	1.5	4.6	0.9	4.4	ns

## 5.7 开关特性交流限值, -40°C 至 85°C

表 5-3. 交流限值, -40°C 至 85°C

在自然通风条件下的建议工作温度范围内测得,  $C_L = 30\text{pF}$  或  $50\text{pF}$  (除非另有说明) (请参阅图 6-2)

参数	从 (输入)	至 (输出)	-40°C 至 85°C								单位
			$V_{CC} = 1.8\text{V} \pm 0.15\text{V}$		$V_{CC} = 2.5\text{V} \pm 0.2\text{V}$		$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 5\text{V} \pm 0.5\text{V}$		
			最小值	最大值	最小值	最大值	最小值	最大值	最小值	最大值	
$t_{pd}$	A	Y	3.8	11	2	6.5	1.8	5.5	1.2	5	ns

## 5.8 开关特性交流限值, -40°C 至 125°C

表 5-4. 交流限值 -40°C 至 125°C

在自然通风条件下的建议工作温度范围内测得,  $C_L = 30\text{pF}$  或  $50\text{pF}$  (除非另有说明) (请参阅图 6-2)

参数	从 (输入)	至 (输出)	-40°C 至 125°C								单位
			$V_{CC} = 1.8\text{V} \pm 0.15\text{V}$		$V_{CC} = 2.5\text{V} \pm 0.2\text{V}$		$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 5\text{V} \pm 0.5\text{V}$		
			最小值	最大值	最小值	最大值	最小值	最大值	最小值	最大值	
$t_{pd}$	A	Y	3.8	13	2	8	1.8	6.5	1.2	6	ns

## 5.9 工作特性

$T_A = 25^\circ\text{C}$

参数	测试条件	$V_{CC} = 1.8\text{V}$	$V_{CC} = 2.5\text{V}$	$V_{CC} = 3.3\text{V}$	$V_{CC} = 5\text{V}$	单位
		典型值	典型值	典型值	典型值	
$C_{pd}$ 功率耗散电容	$f = 10\text{MHz}$	20	21	22	26	pF

### 5.10 典型特性




图 5-1. 在 3.3V Vcc 电压下随温度变化情况





图 5-2. 在 25°C 下随 Vcc 变化情况


## 6 参数测量信息




LOAD CIRCUIT

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	GND


$V_{CC}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_{\Delta}$
	$V_I$	$t_f/t_r$					
$1.8\text{ V} \pm 0.15\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	1 M $\Omega$	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	1 M $\Omega$	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	3 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	15 pF	1 M $\Omega$	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	$V_{CC}$	$\leq 2.5\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	1 M $\Omega$	0.3 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ .  
 D. The outputs are measured one at a time, with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.





图 6-1. 负载电路和电压波形



LOAD CIRCUIT

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_{\Delta}$
	$V_I$	$t_i/t_f$					
$1.8\text{ V} \pm 0.15\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	1 k $\Omega$	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC}$	$\leq 2\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	500 $\Omega$	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	3 V	$\leq 2.5\text{ ns}$	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	$V_{CC}$	$\leq 2.5\text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 $\Omega$	0.3 V



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\ \Omega$ .  
 D. The outputs are measured one at a time, with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.

图 6-2. 负载电路和电压波形

## 7 详细说明


### 7.1 概述

SN74LVC1G17 器件包含一个施密特触发缓冲器并执行布尔函数  $Y = A$ 。该器件可用作一个独立的缓冲器，但由于施密特触发，它针对正向 ( $V_{T+}$ ) 和负向信号的输入阈值电平可能有所不同。

DPW 封装技术是 IC 封装中的一项重大突破。DPW 封装是  $0.64\text{mm}^2$  的封装尺寸，较之其他封装选项可节省布板空间，同时仍保留传统的方便制造的  $0.5\text{mm}$  引线间距。

SN74LVC1G17 完全符合使用  $I_{\text{off}}$  的部分断电应用的规范要求。 $I_{\text{off}}$  电路可禁用输出，以防在器件掉电时电流回流损坏器件。

### 7.2 功能方框图



### 7.3 特性说明

- 宽工作电压范围
  - 可在 1.65V 至 5.5V 范围内工作
- 支持降压转换
- 输入电压高达 5.5V
- $I_{\text{off}}$  特性允许在  $V_{\text{CC}}$  为 0V 时在输入和输出上产生电压

### 7.4 器件功能模式

表 7-1. 功能表

输入 A	输出 Y
H	H
L	L

## 8 应用和实施


### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 应用信息

SN74LVC1G17 器件是一款高驱动能力 CMOS 器件，可用于缓慢或嘈杂输入情况下实现多种缓冲器类型的功能。SN74LVC1G17 可以在 3.3V 下产生 24mA 驱动电流，工程师可以使用来驱动多个输出，也适合用于高达 100MHz 的高速应用。输入可耐受 5.5V 电压，允许将 SN74LVC1G17 降压转换至  $V_{CC}$ 。

### 8.2 典型应用



#### 8.2.1 设计要求

此器件采用 CMOS 技术并具有平衡输出驱动。注意避免总线争用，因为总线争用可以驱动超过最大限值的电流。高驱动也会在轻负载时产生快速边缘，因此应考虑布线和负载条件以防止响铃。

#### 8.2.2 详细设计过程

##### 1. 建议的输入条件

- 指定的高电平和低电平。请参阅[建议运行条件](#)表中的  $V_{IH}$  和  $V_{IL}$ 。
- 输入可耐受过压，允许它们在任何有效  $V_{CC}$  下高达[建议运行条件](#)表中的 ( $V_I$  最大值)。

##### 2. 建议的输出条件

- 请勿超过每路输出的负载电流 ( $I_O$  最大值)，也不能超过该器件的总电流 (通过  $V_{CC}$  或 GND 的持续电流)。这些限值位于[绝对最大额定值](#)表中。
- 请勿将输出拉至高于  $V_{CC}$ 。

### 8.2.3 应用曲线




图 8-1. ICC 与频率间的关系

## 8.3 电源相关建议

电源可以是**建议运行条件**表中最小和最大电源电压额定值之间的任意电压。


每个 VCC 引脚应具有一个良好的旁路电容器，以防止功率干扰。对于单电源器件，建议使用 0.1  $\mu\text{F}$  电容器。如果有多个 Vcc 引脚，则建议每个电源引脚使用 0.01  $\mu\text{F}$  或 0.022  $\mu\text{F}$  电容器。可以并联多个旁路电容器以抑制不同的噪声频率。0.1  $\mu\text{F}$  和 1  $\mu\text{F}$  电容器通常并联使用。为了获得最佳效果，旁路电容器必须尽可能靠近电源引脚安装。

## 8.4 布局

### 8.4.1 布局指南

当使用多位逻辑器件时，验证输入不会悬空。在许多情况下，数字逻辑器件的功能或部分功能未被使用（例如，当仅使用三输入与门的两个输入或仅使用 4 个缓冲门中的 3 个时）。不要让此类输入终端断开，因为外部连接处的未定义电压会导致运行状态。在所有情况下，都要遵守下述的规则。将数字逻辑器件的所有未使用输入连接至高或低偏置以防悬空。向任何特定未使用的输入施加的逻辑电平取决于器件的功能。通常，逻辑电平连接到 Gnd 或 Vcc，以更好的选择为准。

### 8.4.2 布局示例



## 9 器件和文档支持

### 9.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 9.2 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 9.3 商标

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 9.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 9.5 术语表

#### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 10 修订历史记录

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision X (June 2025) to Revision Y (October 2025)	Page
• 将 DCK 封装的结至环境热阻值从：280°C/W 更改为：371.0°C/W.....	5
• 将 DCK 封装的结至外壳（顶部）热阻值从：66°C/W 更改为：297.5°C/W.....	5
• 将 DCK 封装的结至电路板热阻值从：67°C/W 更改为：258.6°C/W.....	5
• 将 DCK 封装的结至顶部特征值从：2°C/W 更改为：195.6°C/W.....	5
• 将 DCK 封装的结至电路板特征值从：66°C/W 更改为：256.2°C/W.....	5

Changes from Revision W (September 2020) to Revision X (June 2025)	Page
• 更新了文档以便反映 TI 写作标准.....	1
• 将 <a href="#">器件信息</a> 表更改为 <a href="#">封装信息</a> .....	1
• 将 $T_{stg}$ 移至 <a href="#">绝对最大额定值表</a> 中.....	4
• 将 <a href="#">处理额定值</a> 更改为 <a href="#">ESD 等级</a> .....	4
• 将 DBV 封装的结至环境热阻值从：229°C/W 更改为：357.1°C/W .....	5
• 将 DBV 封装的结至外壳（顶部）热阻值从：164°C/W 更改为：263.7°C/W.....	5
• 将 DBV 封装的结至电路板热阻值从：62°C/W 更改为：264.4°C/W.....	5
• 将 DBV 封装的结至顶部特征值从：44°C/W 更改为：195.6°C/W.....	5
• 将 DBV 封装的结至电路板特征值从：62°C/W 更改为：262.2°C/W.....	5
• 从 <a href="#">详细设计过程</a> 中建议的输入条件中删除了上升时间和下降时间信息.....	12

## 11 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件可用的最新数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。有关此数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">SN74LVC1G17DBVR</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(C175, C17F, C17J, C17K, C17R) (C17H, C17P, C17S)
SN74LVC1G17DBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(C175, C17F, C17J, C17K, C17R) (C17H, C17P, C17S)
SN74LVC1G17DBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(C175, C17F, C17J, C17K, C17R) (C17H, C17P, C17S)
SN74LVC1G17DBVRE4	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C17F
<a href="#">SN74LVC1G17DBVRG4</a>	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C17F
SN74LVC1G17DBVRG4.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C17F
SN74LVC1G17DBVRG4.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C17F
<a href="#">SN74LVC1G17DBVT</a>	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(C175, C17F, C17J, C17K, C17R) (C17H, C17P, C17S)
SN74LVC1G17DBVT.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C175, C17F, C17J, C17K, C17R) (C17H, C17P, C17S)
SN74LVC1G17DBVTE4	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C17F
<a href="#">SN74LVC1G17DBVTG4</a>	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C17F
SN74LVC1G17DBVTG4.B	Active	Production	SOT-23 (DBV)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C17F
<a href="#">SN74LVC1G17DCKR</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(1X8, C75, C7F, C7 J, C7K, C7R, C 7T) (C7H, C7P, C7S)

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LVC1G17DCKR.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(1X8, C75, C7F, C7J, C7K, C7R, C7T) (C7H, C7P, C7S)
SN74LVC1G17DCKR.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	(1X8, C75, C7F, C7J, C7K, C7R, C7T) (C7H, C7P, C7S)
SN74LVC1G17DCKRE4	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C75 C7S
<a href="#">SN74LVC1G17DCKRG4</a>	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C75 C7S
SN74LVC1G17DCKRG4.A	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C75 C7S
SN74LVC1G17DCKRG4.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C75 C7S
<a href="#">SN74LVC1G17DCKT</a>	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(C75, C7F, C7J, C7K, C7R, C7T) (C7H, C7P, C7S)
SN74LVC1G17DCKT.B	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C75, C7F, C7J, C7K, C7R, C7T) (C7H, C7P, C7S)
SN74LVC1G17DCKTE4	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C75 C7S
<a href="#">SN74LVC1G17DCKTG4</a>	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C75 C7S
SN74LVC1G17DCKTG4.B	Active	Production	SC70 (DCK)   5	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C75 C7S
<a href="#">SN74LVC1G17DPWR</a>	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S4
SN74LVC1G17DPWR.B	Active	Production	X2SON (DPW)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	S4
<a href="#">SN74LVC1G17DRLR</a>	Active	Production	SOT-5X3 (DRL)   5	4000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(C77, C7R)
SN74LVC1G17DRLR.B	Active	Production	SOT-5X3 (DRL)   5	4000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(C77, C7R)
SN74LVC1G17DRLRG4	Active	Production	SOT-5X3 (DRL)   5	4000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(C77, C7R)
<a href="#">SN74LVC1G17DRYR</a>	Active	Production	SON (DRY)   6	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7
SN74LVC1G17DRYR.B	Active	Production	SON (DRY)   6	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LVC1G17DRYRG4	Active	Production	SON (DRY)   6	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7
SN74LVC1G17DRYRG4.B	Active	Production	SON (DRY)   6	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7
<a href="#">SN74LVC1G17DSFR</a>	Active	Production	SON (DSF)   6	5000   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	C7
SN74LVC1G17DSFR.B	Active	Production	SON (DSF)   6	5000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	C7
SN74LVC1G17DSFRG4	Active	Production	SON (DSF)   6	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7
SN74LVC1G17DSFRG4.B	Active	Production	SON (DSF)   6	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7
<a href="#">SN74LVC1G17YZPR</a>	Active	Production	DSBGA (YZP)   5	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C7N
SN74LVC1G17YZPR.B	Active	Production	DSBGA (YZP)   5	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C7N
SN74LVC1G17YZTR.B	Active	Production	DSBGA (YZT)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C7
<a href="#">SN74LVC1G17YZVR</a>	Active	Production	DSBGA (YZV)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C7 (7, N)
SN74LVC1G17YZVR.B	Active	Production	DSBGA (YZV)   4	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C7 (7, N)

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN74LVC1G17 :**

- Automotive : [SN74LVC1G17-Q1](#)
- Enhanced Product : [SN74LVC1G17-EP](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G17DBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G17DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74LVC1G17DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LVC1G17DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G17DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LVC1G17DBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G17DCKR	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
SN74LVC1G17DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G17DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G17DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G17DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74LVC1G17DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1G17DCKTG4	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G17DPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q3
SN74LVC1G17DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G17DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G17DRYRG4	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74LVC1G17DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G17DSFRG4	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G17YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
SN74LVC1G17YZVR	DSBGA	YZV	4	3000	178.0	9.2	1.0	1.0	0.63	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G17DBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
SN74LVC1G17DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74LVC1G17DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G17DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LVC1G17DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G17DBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74LVC1G17DCKR	SC70	DCK	5	3000	208.0	191.0	35.0
SN74LVC1G17DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G17DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LVC1G17DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G17DCKT	SC70	DCK	5	250	202.0	201.0	28.0
SN74LVC1G17DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G17DCKTG4	SC70	DCK	5	250	180.0	180.0	18.0
SN74LVC1G17DPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
SN74LVC1G17DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0
SN74LVC1G17DRYR	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G17DRYRG4	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G17DSFR	SON	DSF	6	5000	184.0	184.0	19.0

---

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G17DSFRG4	SON	DSF	6	5000	184.0	184.0	19.0
SN74LVC1G17YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0
SN74LVC1G17YZVR	DSBGA	YZV	4	3000	220.0	220.0	35.0



# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW

**DRY 6**

**USON - 0.6 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4207181/G



# EXAMPLE BOARD LAYOUT

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
1:1 RATIO WITH PKG SOLDER PADS  
EXPOSED METAL SHOWN  
SCALE:40X



SOLDER MASK DETAILS

4222894/A 01/2018

NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.075 - 0.1 mm THICK STENCIL  
SCALE:40X

4222894/A 01/2018

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# EXAMPLE BOARD LAYOUT

DSF0006A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:40X



SOLDER MASK DETAILS

4220597/B 06/2022

NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

DSF0006A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.09 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:40X

4220597/B 06/2022

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# PACKAGE OUTLINE

## YZT0004

### DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



4219477/A 05/2017

#### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YZT0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:50X



SOLDER MASK DETAILS  
NOT TO SCALE

4219477/A 05/2017

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YZT0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:50X

4219477/A 05/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




# EXAMPLE BOARD LAYOUT


DRL0005A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:30X



SOLDERMASK DETAILS

4220753/E 11/2024

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DRL0005A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4220753/E 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW

DPW 5



X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4211218-3/D



4223102/D 03/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The size and shape of this feature may vary.

# EXAMPLE BOARD LAYOUT

DPW0005A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SOLDER MASK DEFINED  
SCALE:60X

4223102/D 03/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

DPW0005A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 3  
92% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:100X


4223102/D 03/2022

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

YEA (R-XBGA-N5)


DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. NanoStar™ package configuration.
  - D. Package complies to JEDEC MO-211 variation EA.
  - E. This package is tin-lead (SnPb). Refer to the 5 YZA package (drawing 4204151) for lead-free.

NanoStar is a trademark of Texas Instruments.


YZP0005



# PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YZP0005

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:40X



SOLDER MASK DETAILS  
NOT TO SCALE

4219492/A 05/2017

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YZP0005

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:40X


4219492/A 05/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

YZV (S-XBGA-N4)

DIE-SIZE BALL GRID ARRAY



4206083/C 07/13

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.




# DCK0005A

# PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE: 18X


4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.

YEP (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. NanoStar™ package configuration.
  - D. This package is tin-lead (SnPb). Refer to the 5 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.

YZA (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. NanoFree™ package configuration.
  - D. Package complies to JEDEC MO-211 variation EA.
  - E. This package is lead-free. Refer to the 5 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月