

SN74CBTLV3257-Q1 低压 4 位 2:1 FET 多路复用器/多路解复用器

1 特性

- 两个端口之间具有 5Ω 开关连接
- 支持在数据 I/O 端口进行轨到轨开关
- I_{off} 支持局部断电模式运行
- 闩锁性能超过 100mA，符合 JESD 78 II 类规范的要求
- ESD 保护性能超过 JESD 22 规范要求
 - 2000V 人体放电模型 (A114-A)
 - 200V 机器放电模型 (A115-A)

2 应用

- 模拟和数字多路复用和多路信号分离
- 诊断和监控
- [区域架构](#)
- [车身控制模块](#)
- [电池管理系统 \(BMS\)](#)
- [HVAC 控制模块](#)
- [ADAS](#)
- [车载充电器 \(OBC\) 和无线充电](#)
- [汽车音响主机](#)
- [远程信息处理](#)

3 说明

SN74CBTLV3257-Q1 器件是一款 4 位、2:1 高速 FET 多路复用器/多路解复用器。此开关具有低导通状态电阻，能够以最短的传播延迟建立连接。

选择 (S) 输入端控制数据流。当输出使能 ($\overline{OE}$) 输入端为高电平时，FET 多路复用器/多路解复用器将被禁用。

该器件专用于使用 I_{off} 的局部断电应用。 I_{off} 特性确保在关断时防止损坏电流通过器件回流。该器件可在关断时提供隔离。


为了确保加电或断电期间的高阻抗状态， $\overline{OE}$ 应通过一个上拉电阻器连接至 V_{CC} ；该电阻器的最小值由驱动器的电流灌入能力来决定。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
SN74CBTLV3257-Q1	DYY (SOT, 16)	4.2mm × 2.0mm
	PW (TSSOP, 16)	5.0mm × 4.4mm
	BQB TSSOP (16)	3.5mm × 2.5mm

(1) 有关更多信息，请参阅节 11。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



简化版原理图 (每个 FET 开关)



内容

1 特性	1	7.3 特性说明	9
2 应用	1	7.4 器件功能模式	9
3 说明	1	8 应用和实施	10
4 引脚配置和功能	3	8.1 应用信息	10
4.1 引脚配置和功能.....	3	8.2 典型应用	10
5 规格	5	8.3 电源相关建议	11
5.1 绝对最大额定值.....	5	8.4 布局	11
5.2 ESD 等级.....	5	9 器件和文档支持	13
5.3 建议运行条件.....	5	9.1 文档支持.....	13
5.4 热性能信息.....	5	9.2 接收文档更新通知.....	13
5.5 电气特性.....	6	9.3 支持资源.....	13
5.6 开关特性.....	6	9.4 商标.....	13
5.7 典型特性.....	7	9.5 静电放电警告.....	13
6 参数测量信息	8	9.6 术语表.....	13
7 详细说明	9	10 修订历史记录	13
7.1 概述.....	9	11 机械、封装和可订购信息	13
7.2 功能方框图.....	9	11.1 机械数据.....	14

4 引脚配置和功能




图 4-1. DYY 和 PW 封装 16 个引脚 SOT-23-THIN 和 TSSOP (顶视图)




图 4-2. BQB 封装 16 引脚 WQFN (顶视图)

4.1 引脚配置和功能

表 4-1. 引脚功能

引脚		I/O	说明
名称	编号		
S	1	I/O	选择
1B1	2	I/O	通道 1 输入/输出 1
1B2	3	I/O	通道 1 输入/输出 2
1A	4	I/O	通道 1 输出/输入 (公共)
2B1	5	I/O	通道 2 输入/输出 1
2B2	6	I/O	通道 2 输入/输出 2
2A	7	I/O	通道 2 输出/输入 (公共)
GND	8	—	接地
3A	9	I/O	通道 3 输出/输入 (公共)
3B2	10	I/O	通道 3 输入/输出 2
3B1	11	I/O	通道 3 输入/输出 1
4A	12	I/O	通道 4 输出/输入 (公共)
4B2	13	I/O	通道 4 输入/输出 2
4B1	14	I	通道 4 输入/输出 1
OE	15	I/O	输出使能，低电平有效
V _{CC}	16	—	电源

5 规格

5.1 绝对最大额定值

在自然通风条件下的工作温度范围内测得（除非另有说明）⁽¹⁾

			最小值	最大值	单位
V _{CC}	电源电压		-0.5	4.6	V
V _I	输入电压 ⁽²⁾		-0.5	4.6	V
	连续通道电流			128	mA
I _{IK}	输入钳位电流	V _{I/O} < 0		-50	mA
T _J	结温			150	°C
T _{stg}	贮存温度		-65	150	°C

- (1) 超出绝对最大额定值范围操作可能会导致器件永久损坏。绝对最大额定值并不表示器件在这些条件下或在建议的工作条件以外的任何其他条件下能够正常运行。如果超出建议运行条件但在绝对最大额定值范围内使用，器件可能不会完全正常运行，这可能影响器件的可靠性、功能和性能并缩短器件寿命。
- (2) 如果遵守输入和输出钳位电流额定值，则可能会超过输入和输出负电压额定值。

5.2 ESD 等级

	值	单位
V _(ESD) 静电放电 人体放电模型 (HBM)，符合 ANSI/ESDA/JEDEC JS-001 标准 ⁽¹⁾	2000	V

- (1) JEDEC 文档 JEP155 指出：500V HBM 时能够在标准 ESD 控制流程下安全生产。

5.3 建议运行条件

在自然通风条件下的工作温度范围内测得（除非另有说明）⁽¹⁾

		最小值	最大值	单位
V _{CC}	电源电压	2.3	3.6	V
V _{IH}	高电平控制输入电压	V _{CC} = 2.3V 至 2.7V	1.7	V
		V _{CC} = 2.7V 至 3.6V	2	
V _{IL}	低电平控制输入电压	V _{CC} = 2.3V 至 2.7V	0.7	V
		V _{CC} = 2.7V 至 3.6V	0.8	
T _A	自然通风条件下的工作温度	-40	125	°C

- (1) 器件所有的未使用控制输入必须保持在 V_{CC} 或 GND 以确保器件正常运行。请参阅 CMOS 输入缓慢或悬空的影响。

5.4 热性能信息

热指标 ⁽¹⁾		SN74CBTLV3257-Q1			单位
		PW (TSSOP)	BQB (WQFN)	DYY (SOT)	
		16 引脚	16 引脚	16 引脚	
R _{θJA}	结至环境热阻	129.1	88.11	129.9	°C/W
R _{θJC(top)}	结至外壳（顶部）热阻	67.0	58.34	78.4	°C/W
R _{θJB}	结至电路板热阻	87.1	17.01	73.3	°C/W
Ψ _{JT}	结至顶部特征参数	14.5	58.27	17.2	°C/W
Ψ _{JB}	结至电路板特征参数	86.3	85.06	72.4	°C/W
R _{θJC(bot)}	结至外壳（底部）热阻	不适用	37.54	不适用	°C/W

- (1) 有关新旧热指标的更多信息，请参阅半导体和 IC 封装热指标应用报告。

5.5 电气特性

在自然通风条件下的建议运行温度范围内测得（除非另有说明）

参数		测试条件			最小值	典型值 ⁽¹⁾	最大值	单位
V _{IK}		V _{CC} = 3V ,	I _I = -18mA				-1.2	V
I _I		V _{CC} = 3.6V ,	V _I = V _{CC} 或 GND				±1	μA
I _{off}		V _{CC} = 0 ,	V _I 或 V _O = 0V 至 3.6V				15	μA
I _{CC}		V _{CC} = 3.6V ,	I _O = 0 ,	V _I = V _{CC} 或 GND			10	μA
ΔI _{CC} ⁽²⁾	控制输入	V _{CC} = 3.6V ,	一个输入为 3V ,	其他输入电压为 V _{CC} 或 GND			300	μA
C _i		V _I = 3V 或 0V					3	pF
C _{io(OFF)}	A 端口	V _O = 3V 或 0V ,	$\overline{OE}$ = V _{CC}			10.5		pF
	B 端口					5.5		
r _{on} ⁽³⁾		V _{CC} = 2.3V , V _{CC} = 2.5V 时的典型值	V _I = 0	I _I = 64mA		5	8	Ω
				I _I = 24mA		5	8	
			V _I = 1.7V	I _I = 15mA		27	40	
		V _{CC} = 3V	V _I = 0	I _I = 64mA		5	7	
				I _I = 24mA		5	7	
			V _I = 2.4V	I _I = 15mA		10	15	

- (1) 所有典型值均在 $V_{CC} = 3.3V$ (除非另外注明) 、 $T_A = 25^\circ C$ 时测得。
 (2) 这是每个输入在指定电压电平 (而不是 V_{CC} 或 GND 下) 的电源电流增加情况。
 (3) 在流经开关的指示电流下, 由 A 和 B 端子之间的压降测量。导通状态电阻由两个 (A 或 B) 端子的较低电压决定。


5.6 开关特性

在自然通风条件下的建议工作温度范围内测得（除非另有说明）（请参阅图 6-1）


参数	从 (输入)	至 (输出)	$V_{CC} = 2.5 \pm 0.2V$		$V_{CC} = 3.3V \pm 0.3V$		单位
			最小值	最大值	最小值	最大值	
t_{pd}	A 或 B ⁽¹⁾	B 或 A		0.15		0.25	ns
	S	A 或 B	1.8	6.1	1.8	5.3	
t_{en}	S	A 或 B	1.7	6.1	1.7	5.3	ns
t_{dis}	S	A 或 B	1	4.8	1	4.5	ns
t_{en}	$\overline{OE}$	A 或 B	1.9	5.6	2	5	ns
t_{dis}	$\overline{OE}$	A 或 B	1	5.5	1.6	5.5	ns

- (1) 当由一个理想电压源 (零输出阻抗) 驱动时, 传播延迟是使用此开关态电阻典型值和额定负载电容计算得出的 RC 时间常数。

5.7 典型特性







6 参数测量信息



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND

V_{CC}	C_L	R_L	V_{Δ}
$2.5 \text{ V} \pm 0.2 \text{ V}$	30 pF	500 Ω	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	50 pF	500 Ω	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .
H. All parameters and waveforms are not applicable to all devices.

图 6-1. 负载电路和电压波形

7 详细说明

7.1 概述


SN74CBTLV3257-Q1 器件是一款 4 位、2:1 高速 FET 多路复用器和多路解复用器。此开关具有低导通状态电阻，可以最短传播延迟建立连接。

选择 (S) 输入端控制数据流。当输出使能 ($\overline{OE}$) 输入端为高电平时，FET 多路复用器和多路解复用器将被禁用。

该器件专用于使用 I_{off} 的局部断电应用。 I_{off} 特性确保在关断时防止损坏电流通过器件回流。该器件可在关断时提供隔离。

为了确保加电或断电期间的高阻抗状态， $\overline{OE}$ 应通过一个上拉电阻器被连接至 V_{CC} ；该电阻器的最小值由驱动器的电流吸收能力来决定。

7.2 功能方框图



7.3 特性说明

SN74CBTLV3257-Q1 在端口之间采用 5Ω 开关连接，可降低开关信号损耗。借助数据 I/O 的轨到轨开关功能可实现全电压摆幅输出。 I_{off} 支持局部断电模式运行，在芯片未上电时保护其免受输出端口电压的影响。闩锁性能超过 100mA，符合 JESD 78 II 类规范的要求。

7.4 器件功能模式

表 7-1 显示了 SN74CBTLV3257-Q1 器件的功能模式。

表 7-1. 功能表

输入		功能
$\overline{OE}$	S	
L	L	A 端口 = B1 端口
L	H	A 端口 = B2 端口
H	X	断开

8 应用和实施

备注

以下应用部分中的信息不属于 TI 元件规格，TI 不担保其准确性和完整性。TI 的客户应负责确定各元件是否适用于其应用。客户应验证并测试其设计是否能够实现，以确保系统功能。

8.1 应用信息

SN74CBTLV3257-Q1 可用于在 2:1 配置中同时对多达 4 个通道进行多路复用和多路信号分离。此处所示的应用是在两个器件之间进行多路复用的 4 位总线。 $\overline{\text{OE}}$ 和 S 引脚用于从总线控制器控制芯片。这是非常通用的示例，适用于许多情况。如果某个应用需要的位数少于 4 位，则务必将 A 侧连接到未使用通道上的高电平或低电平。

8.2 典型应用




图 8-1. SN74CBTLV3257-Q1 典型应用

8.2.1 设计要求

8.2.2 详细设计过程

4 位总线直接连接到 SN74CBTLV3257-Q1 上的 1A、2A、3A 和 4A 端口（称为 xA 端口），这实际上是将其拆分为两条总线，分别从 xB1 和 xB2 端口输出。当 S 为高电平时，xB2 是有效总线，当 S 为低电平时，xB1 是有效总线。这意味着当 S 为高电平时，器件 2 连接到总线控制器，当 S 为低电平时，器件 1 连接到总线控制器。当两个器件使用相同地址进行硬编码并且只有一条总线可用时，此设置特别有用。如有必要， $\overline{OE}$ 连接可用于断开所有器件与总线控制器的连接。

V_{CC} 上的 0.1 μ F 电容器是去耦电容器，应尽可能靠近器件放置。

8.2.3 应用曲线




图 8-2. $V_{CC} = 2.5V$ 时的传播延迟 (t_{pd}) 模拟结果

8.3 电源相关建议

电源可以是 节 5.3 表中列出的最小和最大电源电压额定值之间的任何电压。

每个 V_{CC} 端子均应具有一个良好的旁路电容器，以防止功率干扰。对于单电源器件，建议使用 0.1 μ F 旁路电容器。如果多个引脚被标记为 V_{CC} ，鉴于 V_{CC} 引脚在电路内部彼此相连，建议为每个 V_{CC} 引脚配备一个 0.01 μ F 或 0.022 μ F 电容器。若器件具备 V_{CC} 和 V_{DD} 等在不同电压水平运作的双电源引脚，为保证稳定，建议为每个电源引脚配备一个 0.1 μ F 旁路电容器。要抑制不同的噪声频率，请并联多个旁路电容器。值为 0.1 μ F 和 1 μ F 的电容器通常并联使用。为了获得最佳效果，旁路电容器必须尽可能靠近电源端子安装。

8.4 布局

8.4.1 布局指南

反射和匹配问题与环路天线理论密切相关，但两者之间存在显著差异，故而需要独立于该理论框架外进行探讨。当 PCB 布线以 90° 角拐角时，会发生反射。反射的主要原因是布线宽度发生了变化。在拐角的顶点，布线宽度增加到原来宽度的 1.414 倍。这种增加会影响传输线特性，尤其是导致反射的布线的分布式电容和自感特性。并非所有 PCB 布线都是直线，因此某些布线必须拐角。图 8-3 展示了渐入佳境的圆角技术。只有最后一个示例（理想）保持恒定的布线宽度并能够更大限度地减少反射。

8.4.2 布局示例




图 8-3. 布线示例

9 器件和文档支持

9.1 文档支持

9.1.1 相关文档

请参阅以下相关文档：

- 德州仪器 (TI)，[CMOS 输入缓慢变化或悬空的影响应用报告](#)
- 德州仪器 (TI)，[选择合适的德州仪器 \(TI\) 信号开关应用手册](#)

9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的[使用条款](#)。

9.4 商标

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

10 修订历史记录

注：以前版本的页码可能与当前版本的页码不同

日期	修订版本	注释
December 2025	*	初始发行版

11 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件可用的最新数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。有关此数据表的浏览器版本，请查阅左侧的导航栏。


11.1 机械数据



DBQ0016A

PACKAGE OUTLINE
SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MO-137, variation AB.

EXAMPLE BOARD LAYOUT

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.


MECHANICAL DATA

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.




PW0016A

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


MECHANICAL DATA

RGY (R-PVQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
 - Package complies to JEDEC MO-241 variation BA.

BQB0016A **PACKAGE OUTLINE**
WQFN - 0.8 mm max height
PLASTIC QUAD FLAT PACK-NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

BQB0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

WQFN - 0.8 mm max height


Technical drawing of a solder paste stencil layout. The drawing shows a central rectangular area with a blue border and a dashed red circle, surrounded by 16 numbered rectangular pads. Dimensions are given in inches and millimeters. Key dimensions include: overall width (2.3), overall height (3.3), pad width (0.95), pad height (0.5), and various offsets (10X 0.5, 2X 2.5, 16X 0.24, 16X 0.6). Symmetry is indicated by 'SYMM' and a center line. A note '(R0.05) TYP' points to a fillet. Labels 'EXPOSED METAL' and 'EXPOSED PAD' are present.

SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
 85% PRINTED COVERAGE BY AREA
 SCALE: 20X

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DYY0016A **PACKAGE OUTLINE**
SOT-23-THIN - 1.1 mm max height
PLASTIC SMALL OUTLINE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
5. Reference JEDEC Registration MO-345, Variation AA

EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

DYY0016A


PLASTIC SMALL OUTLINE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN
SOT-23-THIN - 1.1 mm max height
DYY0016A
PLASTIC SMALL OUTLINE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
74CBTLV3257DYRQ1	Active	Production	SOT-23-THIN (DYY) 16	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	CL257Q
74CBTLV3257PWRQ1	Active	Production	TSSOP (PW) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CL257Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF SN74CBTLV3257-Q1 :

- Catalog : [SN74CBTLV3257](#)

- Enhanced Product : [SN74CBTLV3257-EP](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications




4224642/D 07/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
5. Reference JEDEC Registration MO-345, Variation AA




LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4224642/D 07/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 20X

4224642/D 07/2024

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT



PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月