









SN74AHC1G32 ZHCSW35Q - MARCH 1996 -**REVISED APRIL 2024**

SN74AHC1G32 单路双输入正或门

1 特性

- 工作电压范围为 2V 至 5.5V
- 电压为 5V 时, t_{pd} 最大值为 6.5ns
- 低功耗, I_{CC} 最大值为 10 µ A
- 电压为 5V 时,输出驱动为 ±8mA
- 所有输入端均采用施密特触发器,使得电路能够承 受较慢的输入上升和下降时间
- 闩锁性能超过 250mA, 符合 JESD 17 规范

2 应用

- AV 接收器
- 便携式音频底座
- 蓝光播放器和家庭影院
- MP3 播放器和录像机
- 个人数字助理 (PDA)
- 电源:
 - 电信和服务器交流/直流电源
 - 单个控制器
 - 模拟
 - 数字
- 客户端和企业级固态硬盘 (SSD)
- LCD 电视、数字电视和高清电视 (HDTV)
- 企业级平板电脑
- 视频分析服务器
- 无线耳机、键盘和鼠标

3 说明

SN74AHC1G32 器件是一个单路 2 输入正或门。该器 件以正逻辑执行布尔函数 $Y = A + B \text{ or } Y = \overline{A \cdot B}$ 。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾	本体尺寸 ⁽³⁾								
SN74AHC1G32	DBV (SOT-23 , 5)	2.90mm x 2.8mm	2.90mm x 1.60mm								
	DCK (SC70 , 5)	2.00mm x 2.1mm	2.00mm x 1.25mm								
	DRL (SOT, 5)	1.60mm x 1.6mm	1.60mm x 1.20mm								

- 如需了解更多信息,请参阅第11节。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。
- 本体尺寸(长×宽)为标称值,不包括引脚。 (3)





Table of Contents

1 特性	1
2 应用	1
3 说明	
4 Pin Configuration and Functions	
5 Specifications	
5.1 Absolute Maximum Ratings	
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	4
5.4 Thermal Information	5
5.5 Electrical Characteristics	
5.6 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V	5
5.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V	6
5.8 Operating Characteristics	6
5.9 Typical Characteristics	6
6 Parameter Measurement Information	7
7 Detailed Description	8
7.1 Overview	8
7.2 Functional Block Diagram	8

7.3 Feature Description	<mark>Ö</mark>
•	
8 Application and Implementation	9
8.2 Typical Application	9
8.3 Power Supply Recommendations	10
8.4 Layout	10
9 Device and Documentation Support	11
9.1 Documentation Support (Analog)	11
9.2 接收文档更新通知	11
9.3 支持资源	11
9.4 Trademarks	11
9.5 静电放电警告	11
7.4 Device Functional Modes	
Information	12

4 Pin Configuration and Functions




图 4-1. DBV Package 5-Pin SOT-23 Top View





图 4-2. DCK Package 5-Pin SC70 Top View



See mechanical drawings for dimensions.

图 4-3. DRL Package 5-Pin SOT Top View

表 4-1. Pin Functions

F	PIN	TYPE ⁽¹⁾	DESCRIPTION				
NO. NAME		I I PE(*)	DESCRIPTION				
1	A	I	Input A				
2	В	I	Input B				
3	GND	_	Ground Pin				
4	Y	0	Output Y				
5	V _{CC}	_	Power Pin				

Product Folder Links: SN74AHC1G32

(1) Signal Types: I = Input, O = Output, I/O = Input or Output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		- 0.5	7	V
VI	Input voltage (2)		- 0.5	7	V
Vo	Output voltage (2)		- 0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V _I < 0)		- 20	mA
I _{OK}	Output clamp current	(V _O < 0 or V _O > V _{CC})		±20	mA
Io	Continuous output current	(V _O = 0 to V _{CC})		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
TJ	Maximum junction temperature			150	°C
T _{stg}	Storage temperature		- 60	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT		
Supply voltage		2	5.5	V		
	V _{CC} = 2 V	1.5				
High-level input voltage	V _{CC} = 3 V	2.1		V		
	V _{CC} = 5.5 V	3.85				
	V _{CC} = 2 V		0.5			
Low-level input voltage	V _{CC} = 3 V		0.9	V		
	V _{CC} = 5.5 V		1.65			
Input voltage		0	5.5	V		
Output voltage		0	V _{CC}	V		
	V _{CC} = 2 V		- 50	μΑ		
High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		- 4	mA		
	$V_{CC} = 5 V \pm 0.5 V$		- 8			
	V _{CC} = 2 V		50	μA		
Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4			
	$V_{CC} = 5 V \pm 0.5 V$		8	mA		
Input transition rise and fall rate	V _{CC} = 3.3 V ± 0.3 V	= 3.3 V ± 0.3 V		ns/V		
input transition rise and fail rate	$V_{CC} = 5 V \pm 0.5 V$		20	IIS/V		
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current	High-level input voltage	$\begin{array}{c c} \text{Supply voltage} & 2 \\ \hline \\ \text{High-level input voltage} & V_{\text{CC}} = 2 \text{V} & 1.5 \\ \hline \\ V_{\text{CC}} = 3 \text{V} & 2.1 \\ \hline \\ V_{\text{CC}} = 5.5 \text{V} & 3.85 \\ \hline \\ V_{\text{CC}} = 2 \text{V} & \\ \hline \\ V_{\text{CC}} = 2 \text{V} & \\ \hline \\ V_{\text{CC}} = 3 \text{V} & \\ \hline \\ V_{\text{CC}} = 3 \text{V} & \\ \hline \\ V_{\text{CC}} = 5.5 \text{V} & \\ \hline \\ \text{Input voltage} & 0 \\ \hline \\ \text{Output voltage} & 0 \\ \hline \\ \text{High-level output current} & V_{\text{CC}} = 2 \text{V} & \\ \hline \\ V_{\text{CC}} = 3.3 \text{V} \pm 0.3 \text{V} & \\ \hline \\ V_{\text{CC}} = 5 \text{V} \pm 0.5 \text{V} & \\ \hline \\ V_{\text{CC}} = 3.3 \text{V} \pm 0.3 $			

Product Folder Links: SN74AHC1G32

Copyright © 2024 Texas Instruments Incorporated

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Instruments www.ti.com.cn

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
T _A	Operating free-air temperature	- 40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See *Implications of Slow or Floating* CMOS Inputs, SCBA004.

5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	UNIT
		5 PINS	5 PINS	5 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	278	293.4	328.7	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	180.5	208.8	105.1	°C/W
R _{θ JB}	Junction-to-board thermal resistance	184.4	180.6	150.3	°C/W
ψJT	Junction-to-top characterization parameter	115.4	120.6	6.9	°C/W
ψ ЈВ	Junction-to-board characterization parameter	183.4	179.5	148.4	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST Vcc		T _A = 25°C			- 40 TO +80°C		- 40 TO +125°C		UNIT
		CONDITI	UNS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	High level output voltage			2 V	1.9	2		1.9		1.9		
		I _{OH} = -50 μΑ		3 V	2.9	3		2.9		2.9		
		F., .		4.5 V	4.4	4.5		4.4		4.4		
V _{OH}		I _{OH} = -4 mA		3 V	2.58			2.48		2.48		V
		I _{OH} = -8 mA		4.5 V	3.94			3.8		3.8		
	Low level output voltage	Ι _{ΟL} = 50 μΑ		2 V			0.1		0.1		0.1	
				3 V			0.1		0.1		0.1	
V _{OL}				4.5 V			0.1		0.1		0.1	v
		I _{OL} = 4 mA		3 V			0.36		0.44		0.44	
		I _{OL} = 8 mA		4.5 V			0.36		0.44		0.44	
I	Input leakage current	V _I = 5.5 V or GND		0 V to 5.5 V			±0.1		±1		±1	μA
I _{CC}	Supply current	V _I = V _{CC} or GND,	I _O = 0	5.5 V			1		10		10	μA
Ci	Input Capacitance	V _I = V _{CC} or GND		5 V		2	10		10		10	pF

5.6 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit And Voltage Waveforms)

PARAMETER	FROM	то	LOAD	T	= 25°C		- 40	°C to +85	s°C	- 40°C to +125°C		UNIT
TAKAMETEK	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP MAX	
t _{PLH}	A or B	V	C ₁ = 15 pF		5.5	7.9	1		9.5	1	10	ns
t _{PHL}	AUD	'	O _L = 13 βi		5.5	7.9	1		9.5	1	10	

Product Folder Links: SN74AHC1G32



over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit And Voltage Waveforms)

PARAMETER	FROM	то	LOAD	TA	= 25°C		- 40	°C to +85	°C	- 40°C	C to +12	5°C	UNIT
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	ONIT
t _{PLH}	A or B		C ₁ = 50 pF		8	11.4	1		13	1		14	ns
t _{PHL}		ı	CL = 30 pi		8	11.4	1		13	1		14	115

5.7 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit And Voltage Waveforms)


PARAMETER	FROM	TO LOAD		T _A	= 25°C		- 40	°C to +85	5°C	– 40°C	to +125°C		UNIT		
TANAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP M	AX	01411		
t _{PLH}	A or B	V	V	V	C ₁ = 15 pF		3.8	5.5	1		6.5	1		7	ns
t _{PHL}	AOID	'	CL = 13 pi		3.8	5.5	1		6.5	1		7	115		
t _{PLH}	A or B	V	C _L = 50 pF		5.3	7.5	1		8.5	1		9.5	ns		
t _{PHL}	AUID	'			5.3	7.5	1		8.5	1		9.5			


5.8 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C


PARAME	TER	TEST CO	NDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

5.9 Typical Characteristics





6 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

图 6-1. Load Circuit and Voltage Waveforms

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

7 Detailed Description

7.1 Overview

The SN74AHC1G32 device is a single 2-input positive OR gate with low drive that produces slow rise and fall times. This reduces ringing on the output signal. The device also has Schmitt-trigger action that will allow for slower or noisier inputs. The input signals are high impedance when $V_{CC} = 0$ V.

7.2 Functional Block Diagram



7.3 Feature Description

- · Wide operating voltage
 - Operates from 2 V to 5.5 V
- Allows down voltage translation
 - Accepts input voltages to 5.5 V

7.4 Device Functional Modes

表 7-1 shows the functional modes of the SN74AHC1G32 device.

表 7-1. Function Table

INPL	JTS ⁽¹⁾	OUTPUT ⁽²⁾
Α	В	Y
Н	Х	Н
X	Н	Н
L	L	L

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The SN74AHC1G32 is a low-drive CMOS device that can be used for a multitude of bus-interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can except voltages to 5.5 V at any valid V_{CC} making it ideal for down translation.

8.2 Typical Application




图 8-1. Specific Application Schematic

8.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.

Product Folder Links: SN74AHC1G32

8.2.2 Detailed Design Procedure

- Recommended input conditions
 - Specified high and low levels. See (V_{IH} and V_{IL}) in the # 5.3 table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- Recommended output conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part
 - Outputs should not be pulled above V_{CC}

提交文档反馈

9

8.2.3 Application Curve




图 8-2. Switching Characteristics Comparison

8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the # 5.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ f is recommended; if there are multiple V_{CC} pins, then 0.01 μ f or 0.022 μ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ f and a 1 μ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. 8-3 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is most convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

8.4.2 Layout Example




图 8-3. Layout Diagram

Copyright © 2024 Texas Instruments Incorporated

9 Device and Documentation Support

9.1 Documentation Support (Analog)

9.1.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74AHC1G32	Click here	Click here	Click here	Click here	Click here	

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击 订阅更新 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision P (February 2017) to Revision Q (April 2024)	Page
•	更新了整个文档中的编号、格式、表格、图和交叉参考,以反映现代数据表标准	1
•	Updated R θ JA values: DBV = 231.3 to 278, DCK = 287.6 to 293.4; Updated DBV and DCK packages in	for
	R θ JC(top), R θ JB, Ψ JT, Ψ JB, and R θ JC(bot), all values in °C/W	5
C	hanges from Revision O (July 2014) to Revision P (February 2017)	Page
_	· · · · · · · · · · · · · · · · · · ·	
	Changed Handling Ratings table to ESD Ratings table.	
•	Added MAX values for T _A = 25°C in both <i>Switching Characteristics</i> tables.	5

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74AHC1G32

www.ti.com 19-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC1G32DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(A323, A32G, A32J, A32L, A32S)	Samples
SN74AHC1G32DBVRE4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A32G	Samples
SN74AHC1G32DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A32G	Samples
SN74AHC1G32DCK3	ACTIVE	SC70	DCK	5	3000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 85	AGY	Samples
SN74AHC1G32DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(AG3, AGG, AGJ, AG L, AGS)	Samples
SN74AHC1G32DCKRE4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AG3	Samples
SN74AHC1G32DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AG3	Samples
SN74AHC1G32DCKTE4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AG3	Samples
SN74AHC1G32DCKTG4	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AG3	Samples
SN74AHC1G32DRLR	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(AGB, AGS)	Samples
SN74AHC1G32DRLRG4	ACTIVE	SOT-5X3	DRL	5	4000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(AGB, AGS)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM

www.ti.com 19-Apr-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC1G32:

Automotive: SN74AHC1G32-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 19-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G32DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74AHC1G32DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G32DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHC1G32DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G32DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHC1G32DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G32DCKTG4	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHC1G32DRLR	SOT-5X3	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3




www.ti.com 19-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC1G32DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G32DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AHC1G32DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHC1G32DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G32DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G32DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHC1G32DCKTG4	SC70	DCK	5	250	180.0	180.0	18.0
SN74AHC1G32DRLR	SOT-5X3	DRL	5	4000	202.0	201.0	28.0






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD-1



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司