

SN74AHC174 具有清零功能的六路 D 类触发器

1 特性

1. 工作范围为 2V 至 5.5V V_{CC}
2. 包含 6 个具有单轨输出的触发器
3. 闩锁性能超过 250mA，符合 JESD 17 规范

2 应用

- 缓冲器/存储寄存器
- 移位寄存器
- 图形发生器


3 说明

AHC174 器件是具有直接清零 ($\overline{CLR}$) 输入的正边沿触发式 D 类触发器，设计用于 2V 至 5.5V V_{CC} 工作电压范围。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾	本体尺寸 ⁽³⁾
SN74AHC174	D (SOIC , 16)	9.9mm × 6mm	9.9mm × 3.9mm
	DB (SSOP , 16)	6.2mm × 7.8mm	6.2mm × 5.3mm
	N (PDIP , 16)	19.3mm × 9.4mm	19.3mm × 6.35mm
	PW (TSSOP , 16)	5mm × 6.4mm	5mm × 4.4mm

- (1) 如需了解更多信息，请参阅[机械、封装和可订购信息](#)。
- (2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。
- (3) 本体尺寸 (长 × 宽) 为标称值，不包括引脚。



逻辑图 (正逻辑)



Table of Contents

1 特性	1	7.1 Overview.....	8
2 应用	1	7.2 Functional Block Diagram.....	8
3 说明	1	7.3 Device Functional Modes.....	8
4 Pin Configuration and Functions	3	8 Application and Implementation	9
5 Specifications	4	8.1 Power Supply Recommendations.....	9
5.1 Absolute Maximum Ratings.....	4	8.2 Layout.....	9
5.2 ESD Ratings.....	4	9 Device and Documentation Support	10
5.3 Recommended Operating Conditions.....	4	9.1 Documentation Support (Analog).....	10
5.4 Thermal Information.....	5	9.2 接收文档更新通知.....	10
5.5 Electrical Characteristics.....	5	9.3 支持资源.....	10
5.6 Timing Requirements, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	5	9.4 Trademarks.....	10
5.7 Timing Requirements, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	5	9.5 静电放电警告.....	10
5.8 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	6	9.6 术语表.....	10
5.9 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$	6	10 Revision History	10
5.10 Operating Characteristics.....	6	11 Mechanical, Packaging, and Orderable Information	11
6 Parameter Measurement Information	7		
7 Detailed Description	8		

4 Pin Configuration and Functions




图 4-1. D, DB, DGV, N, NS, or PW Package (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
CLR	1	I	Clear Pin
1Q	2	O	1Q Output
1D	3	I	1D Input
2D	4	I	2D Input
2Q	5	O	2Q Output
3D	6	I	3D Input
3Q	7	O	3Q Output
GND	8	—	Ground Pin
CLK	9	I	Clock Pin
4Q	10	O	4Q Output
4D	11	I	4D Input
5Q	12	O	5Q Output
5D	13	I	5D Input
6D	14	I	6D Input
6Q	15	O	6Q Output
V _{CC}	16	P	Power Pin

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V
V _I ⁽²⁾	Input voltage	-0.5	7	V
V _O ⁽²⁾	Output voltage	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	(V _I < 0)	-20	mA
I _{OK}	Output clamp current	(V _O < 0)	±20	mA
I _O	Continuous output current	(V _O = 0 to V _{CC})	±25	mA
	Continuous current through V _{CC} or GND		±50	mA
T _{stg}	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp current ratings are observed.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2 V	1.5	V
		V _{CC} = 3 V	2.1	
		V _{CC} = 5.5 V	3.85	
V _{IL}	Low-level input voltage	V _{CC} = 2 V	0.5	V
		V _{CC} = 3 V	0.9	
		V _{CC} = 5.5 V	1.65	
V _I	Input voltage	0	5.5	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2 V	-50	μA
		V _{CC} = 3.3 V ± 0.3 V	-4	mA
		V _{CC} = 5 V ± 0.5 V	-8	
I _{OL}	Low-level output current	V _{CC} = 2 V	50	μA
		V _{CC} = 3.3 V ± 0.3 V	4	mA
		V _{CC} = 5 V ± 0.5 V	8	
Δt / Δv	Input transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V	100	ns/V
		V _{CC} = 5 V ± 0.5 V	20	
T _A	Operating free-air temperature	-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, [Implications of Slow or Floating CMOS Inputs](#).

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74AHC174						UNIT
		D	DB	DGV	N	NS	PW	
		16 PINS						
R _{θJA}	Junction-to-ambient thermal resistance	73	82	120	67	64	135.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report ([SPRA953](#)).

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	$T_A = 25^\circ\text{C}$			SN74AHC174		UNIT
			MIN	TYP	MAX	MIN	MAX	
V_{OH}	$I_{OH} = -50\ \mu\text{A}$	2 V	1.9	2		1.9		V
		3 V	2.9	3		2.9		
		4.5 V	4.4	4.5		4.4		
	$I_{OH} = -4\ \text{mA}$	3 V	2.58			2.48		
		4.5 V	3.94			3.8		
V_{OL}	$I_{OL} = 50\ \mu\text{A}$	2 V			0.1		0.1	V
		3 V			0.1		0.1	
		4.5 V			0.1		0.1	
	$I_{OL} = 4\ \text{mA}$	3 V			0.36		0.44	
		4.5			0.36		0.44	
I_I	$V_I = 5.5\ \text{V or GND}$	0 V to 5.5 V			± 0.1		± 1	μA
I_{CC}	$V_I = V_{CC}\text{ or GND, } I_O = 0$	5.5 V			4		40	μA
C_i	$V_I = V_{CC}\text{ or GND}$	5 V		1.7	10		10	pF

5.6 Timing Requirements, $V_{CC} = 3.3\ \text{V} \pm 0.3\ \text{V}$

over recommended operating free-air temperature range (unless otherwise noted)

			$T_A = 25^\circ\text{C}$		SN74AHC174		UNIT
			MIN	MAX	MIN	MAX	
t_w Pulse duration	CLR low		5		5		ns
	CLK high or low		5		5		
t_{su} Setup time before CLK $\uparrow$	Data		5		6		ns
	CLR inactive		3		3		
t_h Hold time, data after CLK $\uparrow$			0		0		ns

5.7 Timing Requirements, $V_{CC} = 5\ \text{V} \pm 0.5\ \text{V}$

over recommended operating free-air temperature range (unless otherwise noted)

			$T_A = 25^\circ\text{C}$		SN74AHC174		UNIT
			MIN	MAX	MIN	MAX	
t_w Pulse duration	CLR low		5		5		ns
	CLK high or low		5		5		
t_{su} Setup time before CLK $\uparrow$	Data		4.5		4.5		ns
	CLR inactive		2.5		2.5		
t_h Hold time, data after CLK $\uparrow$			0.5		0.5		ns

5.8 Switching Characteristics, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN74AHC174		UNIT
				MIN	TYP	MAX	MIN	MAX	
f_{max}			$C_L = 15\text{ pF}$	95 ¹	170 ¹		80		MHz
			$C_L = 50\text{ pF}$	55	130		50		
t_{PHL}	$\overline{\text{CLR}}$	Any Q	$C_L = 15\text{ pF}$		4.5 ¹	11.4 ¹	1	13.5	ns
t_{PLH}	CLK	Any Q	$C_L = 15\text{ pF}$		5.8 ¹	11 ¹	1	13	ns
t_{PHL}					5.8 ¹	11 ¹	1	13	
t_{PHL}	$\overline{\text{CLR}}$	Any Q	$C_L = 50\text{ pF}$		6	14.9	1	17	ns
t_{PLH}	CLK	Any Q	$C_L = 50\text{ pF}$		7.5	14.5	1	16.5	ns
t_{PHL}					7.5	14.5	1	16.5	
$t_{\text{sk(o)}}$			$C_L = 50\text{ pF}$			1.5 ²		1.5	ns

1. On products compliant to MIL-PRF-38535, this parameter is not production tested.
2. On products compliant to MIL-PRF-38535, this parameter does not apply.

5.9 Switching Characteristics, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN74AHC174		UNIT
				MIN	TYP	MAX	MIN	MAX	
f_{max}			$C_L = 15\text{ pF}$	130 ¹	240 ¹		110		MHz
			$C_L = 50\text{ pF}$	90	180		80		
t_{PHL}	$\overline{\text{CLR}}$	Any Q	$C_L = 15\text{ pF}$		3 ¹	7.6 ¹	1	9	ns
t_{PLH}	CLK	Any Q	$C_L = 15\text{ pF}$		4.1 ¹	7.2 ¹	1	8.5	ns
t_{PHL}					4.1 ¹	7.2 ¹	1	8.5	
t_{PHL}	$\overline{\text{CLR}}$	Any Q	$C_L = 50\text{ pF}$		4.2	9.6	1	11	ns
t_{PLH}	CLK	Any Q	$C_L = 50\text{ pF}$		5.5	9.2	1	10.5	ns
t_{PHL}					5.5	9.2	1	10.5	
$t_{\text{sk(o)}}$			$C_L = 50\text{ pF}$			1 ²		1	ns


1. On products compliant to MIL-PRF-38535, this parameter is not production tested.
2. On products compliant to MIL-PRF-38535, this parameter does not apply.

5.10 Operating Characteristics

$T_A = 25^\circ\text{C}$





PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance	No load,	$f = 10\text{ MHz}$	15.2	pF

6 Parameter Measurement Information



LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS

LOAD CIRCUIT FOR
3-STATE AND OPEN-DRAIN OUTPUTS



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PPR \leq 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 3\text{ ns}$, $t_f \leq 3\text{ ns}$.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

图 6-1. Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

Information at the data (D) inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

7.2 Functional Block Diagram

图 7-1. Logic Diagram (Positive Logic)




图 7-2.

7.3 Device Functional Modes

表 7-1. Function Table

INPUTS ⁽¹⁾			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Qo

(1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

8.2 Layout

8.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

8.2.2 Layout Example




图 8-1. Layout Example of the

9 Device and Documentation Support

9.1 Documentation Support (Analog)

9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN74AHC1G04-Q1	Click here	Click here	Click here	Click here	Click here

9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的[使用条款](#)。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision G (November 2023) to Revision H (July 2024)	Page
• Updated R _{θJA} value: PW = 108 to 135.9, all values in °C/W	5

Changes from Revision F (June 1998) to Revision G (November 2023)	Page
• 添加了应用部分、封装信息表、引脚功能表、ESD 等级表、热性能信息表、器件功能模式、器件和文档支持部分，以及机械、封装和可订购信息部分.....	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74AHC174D	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	AHC174
SN74AHC174DBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA174
SN74AHC174DBR.A	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA174
SN74AHC174DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC174
SN74AHC174DR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AHC174
SN74AHC174N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74AHC174N
SN74AHC174N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74AHC174N
SN74AHC174PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HA174
SN74AHC174PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HA174

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC174DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC174DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC174PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC174DBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74AHC174DR	SOIC	D	16	2500	353.0	353.0	32.0
SN74AHC174PWR	TSSOP	PW	16	2000	353.0	353.0	32.0

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN74AHC174N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC174N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC174N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC174N.A	N	PDIP	16	25	506	13.97	11230	4.32


D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



SSOP - 2 mm max height

Technical drawing of a connector housing, showing three views: Top View, Side View, and Detail A (Typical).

Top View:

- Overall width: 8.2 TYP (7.4)
- Overall height: 6.5 (5.9) NOTE 3
- Pin 1 Index Area (Circular feature)
- Pin 16 location: 14X 0.65
- Pin 9 location: 2X 4.55
- Pin 8 location: 16X 0.38 (0.22)
- Overall width (bottom): 5.6 (5.0) NOTE 4
- Feature A: $\oplus 0.1 \text{ (M)} \text{ C A B}$

Side View:

- Seating Plane (Indicated by a vertical line)
- Feature C: $\text{C} \text{ } 0.1 \text{ C}$

Detail A (Typical):

- Feature A: $\text{A} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Gage Plane (Indicated by a horizontal line)
- Feature B: $\text{B} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature C: $\text{C} \text{ } 0.1 \text{ C}$
- Feature D: $\text{D} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature E: $\text{E} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature F: $\text{F} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature G: $\text{G} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature H: $\text{H} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature I: $\text{I} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature J: $\text{J} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature K: $\text{K} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature L: $\text{L} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature M: $\text{M} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature N: $\text{N} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature O: $\text{O} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature P: $\text{P} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature Q: $\text{Q} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature R: $\text{R} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature S: $\text{S} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature T: $\text{T} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature U: $\text{U} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature V: $\text{V} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature W: $\text{W} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature X: $\text{X} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature Y: $\text{Y} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature Z: $\text{Z} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AA: $\text{AA} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AB: $\text{AB} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AC: $\text{AC} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AD: $\text{AD} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AE: $\text{AE} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AF: $\text{AF} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AG: $\text{AG} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AH: $\text{AH} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AI: $\text{AI} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AJ: $\text{AJ} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AK: $\text{AK} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AL: $\text{AL} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AM: $\text{AM} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AN: $\text{AN} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AO: $\text{AO} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AP: $\text{AP} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AQ: $\text{AQ} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AR: $\text{AR} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AS: $\text{AS} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AT: $\text{AT} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AU: $\text{AU} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AV: $\text{AV} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AW: $\text{AW} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AX: $\text{AX} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AY: $\text{AY} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature AZ: $\text{AZ} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BA: $\text{BA} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BB: $\text{BB} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BC: $\text{BC} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BD: $\text{BD} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BE: $\text{BE} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BF: $\text{BF} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BG: $\text{BG} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BH: $\text{BH} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BI: $\text{BI} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BJ: $\text{BJ} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BK: $\text{BK} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BL: $\text{BL} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BM: $\text{BM} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BN: $\text{BN} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BO: $\text{BO} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BP: $\text{BP} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BQ: $\text{BQ} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BR: $\text{BR} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BS: $\text{BS} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BT: $\text{BT} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BU: $\text{BU} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BV: $\text{BV} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BW: $\text{BW} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BX: $\text{BX} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BY: $\text{BY} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature BZ: $\text{BZ} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CA: $\text{CA} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CB: $\text{CB} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CC: $\text{CC} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CD: $\text{CD} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CE: $\text{CE} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CF: $\text{CF} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CG: $\text{CG} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CH: $\text{CH} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CI: $\text{CI} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CJ: $\text{CJ} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CK: $\text{CK} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CL: $\text{CL} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CM: $\text{CM} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CN: $\text{CN} \text{ } 0.25 \text{ (M)} \text{ C A B}$
- Feature CO: $\text{CO} \text{ } 0.25 \text{ (M)} \$


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT



DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220763/A 05/2022

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE





SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



4220204/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT



PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

NOTES:

- A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
-  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 The 20 pin end lead shoulder width is a vendor option, either half or full width.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月