

SNx4AHC245 具有三态输出的八路总线收发器

1 特性

- 工作范围为 2V 至 5.5V V_{CC}
- 闩锁性能超过 250mA，符合 JESD 17 规范
- 对于符合 MIL-PRF-38535 标准的产品，所有参数均经过测试，除非另有说明。对于所有其他产品，生产流程不一定包含对所有参数的测试。

2 应用

- 服务器
- PC 和笔记本电脑
- 网络交换机
- 可穿戴保健和健身设备
- 电信基础设施
- 电子销售终端


3 说明

SNx4AHC245 八路总线收发器专为数据总线之间的异步双向通信而设计。此器件的工作电压范围为 4.5V 至 5.5V。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾	本体尺寸 ⁽³⁾
SN54AHC245	J (CDIP , 20)	24.20mm × 7.62mm	24.20mm × 6.92mm
	W (CFP , 20)	13.09mm × 8.13mm	13.09mm × 6.92mm
	FK (LCCC , 20)	8.89mm × 8.89mm	8.89mm × 8.89mm
SN74AHC245	DB (SSOP , 20)	7.20mm × 7.8mm	7.20mm × 5.30mm
	DGV (TVSOP , 20)	5.00mm × 6.4mm	5.00mm × 4.40mm
	DW (SOIC , 20)	12.80mm × 10.3mm	12.80mm × 7.50mm
	N (PDIP , 20)	24.33mm × 9.4mm	24.33mm × 6.35mm
	PW (TSSOP , 20)	6.50mm × 6.4mm	6.50mm × 4.40mm
	DGS (VSSOP , 20)	5.10mm × 4.9mm	5.10mm × 3.00mm
	RKS (VQFN , 20)	4.50mm × 2.50mm	4.50mm × 2.50mm

- (1) 如需了解更多信息，请参阅机械、封装和可订购信息。
 (2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。
 (3) 本体尺寸 (长 × 宽) 为标称值，不包括引脚。



To Seven Other Channels

简化版原理图



内容

1 特性	1	7.1 概述	10
2 应用	1	7.2 功能方框图	10
3 说明	1	7.3 特性说明	10
4 引脚配置和功能	3	7.4 器件功能模式	10
5 规格	5	8 应用和实施	11
5.1 绝对最大额定值	5	8.1 应用信息.....	11
5.2 处理额定值.....	5	8.2 典型应用.....	11
5.3 建议运行条件.....	5	8.3 电源相关建议.....	12
5.4 热性能信息.....	6	8.4 布局.....	12
5.5 电气特性.....	6	9 器件和文档支持	14
5.6 开关特性, $V_{CC} = 3.3V \pm 0.3V$	7	9.1 接收文档更新通知.....	14
5.7 开关特性, $V_{CC} = 5V \pm 0.5V$	7	9.2 支持资源.....	14
5.8 噪声特性.....	7	9.3 商标.....	14
5.9 工作特性.....	8	9.4 静电放电警告.....	14
5.10 典型特性.....	8	9.5 术语表.....	14
6 参数测量信息	9	10 修订历史记录	14
7 详细说明	10	11 机械、封装和可订购信息	14

4 引脚配置和功能




图 4-1. SN54AHC245 J 或 W、SN74AHC245 DB、DGV、DW、N、PW 或 DGS 封装，20 引脚 CDIP、CFP、SSOP、TVSOP、SOIC、PDIP、TSSOP 或 VSSOP (顶视图)




图 4-2. SN74AHC245 RKS 封装，20 引脚 VQFN (顶视图)




图 4-3. SN54AHC245 FK 封装，20 引脚 LCCC (顶视图)

表 4-1. 引脚功能

引脚		类型 ⁽¹⁾	说明
名称	编号		
方向	1	I/O	方向引脚
A1	2	I/O	A1 输入/输出
A2	3	I/O	Y4 输入/输出
A3	4	I/O	A2 输入/输出
A4	5	I/O	Y3 输入/输出
A5	6	I/O	A3 输入/输出
A6	7	I/O	Y2 输入/输出
A7	8	I/O	A4 输入/输出
A8	9	I/O	Y1 输入/输出
GND	10	—	接地引脚
B8	11	I/O	A1 输入/输出
B7	12	I/O	Y4 输入/输出
B6	13	I/O	A2 输入/输出
B5	14	I/O	Y3 输入/输出
B4	15	I/O	A3 输入/输出

表 4-1. 引脚功能 (续)

引脚		类型 ⁽¹⁾	说明
名称	编号		
B3	16	I/O	Y2 输入/输出
B2	17	I/O	A4 输入/输出
B1	18	I/O	Y1 输入/输出
$\overline{OE}$	19	I/O	输出使能
V _{CC}	20	—	电源引脚
散热焊盘		—	散热焊盘 ⁽²⁾

(1) I = 输入, O = 输出, I/O = 输入或输出, G = 地, P = 电源

(2) 仅限 RKS 封装。

5 规格

5.1 绝对最大额定值

在自然通风条件下的工作温度范围内测得（除非另有说明）

				最小值	最大值	单位
V _{CC}	电源电压范围			-0.5	7	V
V _I	输入电压范围 ⁽¹⁾	控制输入		-0.5	7	V
V _O	I/O，输出电压范围			-0.5	V _{CC} + 0.5	V
I _{IK}	输入钳位电流	V _I < 0	控制输入		-20	mA
I _{OK}	I/O，输出钳位电流	V _O < 0 或 V _O > V _{CC}			±20	mA
I _O	持续输出电流	V _O = 0 至 V _{CC}			±25	mA
通过 V _{CC} 或 GND 的持续电流					±75	mA

(1) 如果遵守输入和输出电流额定值，则可能会超过输入和输出负电压额定值。

5.2 处理额定值

			最小值	最大值	单位
T_{stg}	贮存温度范围		-65	150	°C
$V_{(ESD)}$	静电放电	人体放电模型 (HBM), 符合 ANSI/ESDA/JEDEC JS-001 标准, 所有引脚 ⁽¹⁾	0	1500	V
		充电器件模型 (CDM), 符合 JEDEC 规范 JESD22-C101, 所有引脚 ⁽²⁾	0	2000	

(1) JEDEC 文档 JEP155 指出：500V HBM 时能够在标准 ESD 控制流程下安全生产。

(2) JEDEC 文档 JEP157 指出：250V CDM 时能够在标准 ESD 控制流程下安全生产。

5.3 建议运行条件

在自然通风条件下的工作温度范围内测得（除非另有说明）⁽¹⁾

			SN54AHC245		SN74AHC245		单位
			最小值	最大值	最小值	最大值	
V_{CC}	电源电压		2	5.5	2	5.5	V
V_{IH}	高电平输入电压	$V_{CC} = 2V$	1.5		1.5		V
		$V_{CC} = 3V$	2.1		2.1		
		$V_{CC} = 5.5V$	3.85		3.85		
V_{IL}	低电平输入电压	$V_{CC} = 2V$		0.5		0.5	V
		$V_{CC} = 3V$		0.9		0.9	
		$V_{CC} = 5.5V$		1.65		1.65	
V_I	输入电压		0	5.5	0	5.5	V
V_O	输出电压		0	V_{CC}	0	V_{CC}	V
I_{OH}	高电平输出电流	$V_{CC} = 2V$		-50		-50	μA
		$V_{CC} = 3.3V \pm 0.3V$		-4		-4	mA
		$V_{CC} = 5V \pm 0.5V$		-8		-8	
I_{OL}	低电平输出电流	$V_{CC} = 2V$		50		50	μA
		$V_{CC} = 3.3V \pm 0.3V$		4		4	mA
		$V_{CC} = 5V \pm 0.5V$		8		8	
$\Delta t/\Delta v$	输入转换上升或下降速率	$V_{CC} = 3.3V \pm 0.3V$		100		100	ns/V
		$V_{CC} = 5V \pm 0.5V$		20		20	

在自然通风条件下的工作温度范围内测得 (除非另有说明) ⁽¹⁾

	SN54AHC245		SN74AHC245		单位
	最小值	最大值	最小值	最大值	
T _A 自然通风条件下的工作温度范围	-55	125	-40	125	°C

(1) 器件所有的未使用输入必须被保持在 V_{CC} 或 GND 以确保器件正常运行。请参阅 TI 应用报告, CMOS 输入缓慢或悬空的影响 (SCBA004)。

5.4 热性能信息

热指标 ⁽¹⁾		DB	DGV	DW	N	NS	PW	RGY	RKS	DGS	单位
		20 引脚									
R _{θJA}	结至环境热阻	113.1	116.1	96.2	51.5	77.1	122.3	35.1	67.7	118.4	°C/W
R _{θJC(top)}	结至外壳 (顶部) 热阻	72.9	31.3	63.6	38.2	43.6	64.8	43.3	72.4	57.7	
R _{θJB}	结至电路板热阻	67.9	57.6	64.7	32.4	44.6	73.3	12.9	40.4	73.1	
ψ _{JT}	结至顶部特征参数	39.3	1.0	40.5	24.6	17.2	19	0.9	10.3	5.7	
ψ _{JB}	结至电路板特征参数	67.5	56.9	64.3	32.3	44.2	73	12.9	40.4	72.7	
R _{θJC(bot)}	结至外壳 (底部) 热阻	不适用	不适用	不适用	不适用	不适用	不适用	7.9	24.1	不适用	

(1) 有关新旧热指标的更多信息, 请参阅 IC 封装热指标应用报告 (SPRA953)。

5.5 电气特性

在自然通风条件下的工作温度范围内测得 (除非另有说明)

参数		测试条件	V _{CC}	T _A = 25°C			SN54AHC245		SN74AHC245		单位
				最小值	典型值	最大值	最小值	最大值	最小值	最大值	
V _{OH}		I _{OH} = -50μA	2V	1.9	2		1.9		1.9		V
			3V	2.9	3		2.9		2.9		
			4.5V	4.4	4.5		4.4		4.4		
		I _{OH} = -4mA	3V	2.58			2.48		2.48		
			4.5V	3.94			3.8		3.8		
V _{OL}		I _{OL} = 50μA	2V			0.1		0.1		0.1	V
			3V			0.1		0.1		0.1	
			4.5V			0.1		0.1		0.1	
		I _{OL} = 4mA	3V			0.36		0.5		0.44	
			4.5V			0.36		0.5		0.44	
I _I	A 或 B 输入	V _I = V _{CC} 或 GND	5.5V			±0.1		±1		±1	μA
	OE 或 DIR		0V 至 5.5V			±0.1		±1 ⁽¹⁾		±1	
I _{OZ} ⁽²⁾		V _O = V _{CC} 或 GND, V _I (OE) = V _{IL} 或 V _{IH}	5.5V			±0.25		±2.5		±2.5	μA
I _{CC}		V _I = V _{CC} 或 GND, I _O = 0	5.5V			4		40		40	μA
C _i	OE 或 DIR	V _I = V _{CC} 或 GND	5V		2.5	10				10	pF
C _{io}	A 或 B 输入	V _I = V _{CC} 或 GND	5V		4						pF

(1) 对于符合 MIL-PRF-38535 标准的产品, 此参数未经量产测试 (在 V_{CC} = 0V 时)。

(2) 参数 I_{OZ} 包括输入漏电流。

5.6 开关特性, $V_{CC} = 3.3V \pm 0.3V$

在自然通风条件下的建议工作温度范围内测得 (除非另有说明) (请参阅图 6-1)

参数	从 (输入)	至 (输出)	负载 电容	T _A = 25°C			SN54AHC245		SN74AHC245		单位
				最小 值	典型值	最大值	最小值	最大值	最小值	最大值	
t _{PLH}	A 或 B	B 或 A	C _L = 15pF	5.8 ⁽¹⁾	8.4 ⁽¹⁾		1 ⁽¹⁾	10 ⁽¹⁾	1	10	ns
t _{PHL}				5.8 ⁽¹⁾	8.4 ⁽¹⁾		1 ⁽¹⁾	10 ⁽¹⁾	1	10	
t _{PZH}	OE	A 或 B	C _L = 15pF	8.5 ⁽¹⁾	13.2 ⁽¹⁾		1 ⁽¹⁾	15.5 ⁽¹⁾	1	15.5	ns
t _{PZL}				8.5 ⁽¹⁾	13.2 ⁽¹⁾		1 ⁽¹⁾	15.5 ⁽¹⁾	1	15.5	
t _{PHZ}	OE	A 或 B	C _L = 15pF	8.9 ⁽¹⁾	12.5 ⁽¹⁾		1 ⁽¹⁾	15.5 ⁽¹⁾	1	15.5	ns
t _{PLZ}				8.9 ⁽¹⁾	12.5 ⁽¹⁾		1 ⁽¹⁾	15.5 ⁽¹⁾	1	15.5	
t _{PLH}	A 或 B	B 或 A	C _L = 50pF	8.3	11.9		1	13.5	1	13.5	ns
t _{PHL}				8.3	11.9		1	13.5	1	13.5	
t _{PZH}	OE	A 或 B	C _L = 50pF	11	16.7		1	19	1	19	ns
t _{PZL}				11	16.7		1	19	1	19	
t _{PHZ}	OE	A 或 B	C _L = 50pF	11.5	15.8		1	18	1	18	ns
t _{PLZ}				11.5	15.8		1	18	1	18	
t _{sk(o)}			C _L = 50pF		1.5 ⁽²⁾					1.5	ns

(1) 对于符合 MIL-PRF-38535 标准的产品, 此参数未经量产测试。

(2) 对于符合 MIL-PRF-38535 标准的产品, 此参数不适用。

5.7 开关特性, $V_{CC} = 5V \pm 0.5V$

在自然通风条件下的建议工作温度范围内测得 (除非另有说明) (请参阅图 6-1)

参数	从 (输入)	至 (输出)	负载 电容	T _A = 25°C			SN54AHC245		SN74AHC245		单位
				最小 值	典型值	最大值	最小值	最大值	最小值	最大值	
t _{PLH}	A 或 B	B 或 A	C _L = 15pF	4 ⁽¹⁾	5.5 ⁽¹⁾	1 ⁽¹⁾	6.5 ⁽¹⁾	1	6.5	ns	
t _{PHL}				4 ⁽¹⁾	5.5 ⁽¹⁾	1 ⁽¹⁾	6.5 ⁽¹⁾	1	6.5		
t _{PZH}	OE	A 或 B	C _L = 15pF	5.8 ⁽¹⁾	8.5 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	10	ns	
t _{PZL}				5.8 ⁽¹⁾	8.5 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	10		
t _{PHZ}	OE	A 或 B	C _L = 15pF	5.6 ⁽¹⁾	7.8 ⁽¹⁾	1 ⁽¹⁾	9.2 ⁽¹⁾	1	9.2	ns	
t _{PLZ}				5.6 ⁽¹⁾	7.8 ⁽¹⁾	1 ⁽¹⁾	9.2 ⁽¹⁾	1	9.2		
t _{PLH}	A 或 B	B 或 A	C _L = 50pF	5.5	7.5	1	8.5	1	8.5	ns	
t _{PHL}				5.5	7.5	1	8.5	1	8.5		
t _{PZH}	OE	A 或 B	C _L = 50pF	7.3	10.6	1	12	1	12	ns	
t _{PZL}				7.3	10.6	1	12	1	12		
t _{PHZ}	OE	A 或 B	C _L = 50pF	7	9.7	1	11	1	11	ns	
t _{PLZ}				7	9.7	1	11	1	11		
t _{sk(o)}			C _L = 50pF	1 ⁽²⁾				1		ns	

(1) 对于符合 MIL-PRF-38535 标准的产品, 此参数未经量产测试。

(2) 对于符合 MIL-PRF-38535 标准的产品, 此参数不适用。

5.8 噪声特性

$V_{CC} = 5V$, $C_L = 50pF$, $T_A = 25^\circ C$ ⁽¹⁾

参数	最小值	典型值	最大值	单位
$V_{OL(P)}$ 安静输出, 最大动态 V_{OL}		0.9		V

$V_{CC} = 5V$, $C_L = 50pF$, $T_A = 25^{\circ}C$ (1)

参数		最小值	典型值	最大值	单位
$V_{OL(V)}$	安静输出, 最小动态 V_{OL}		-0.9		V
$V_{OH(V)}$	安静输出, 最小动态 V_{OH}		4.3		V
$V_{IH(D)}$	高电平动态输入电压	3.5			V
$V_{IL(D)}$	低电平动态输入电压			1.5	V



(1) 特性仅适用于表面贴装封装。

5.9 工作特性






$V_{CC} = 5V$, $T_A = 25^{\circ}C$

参数		测试条件		典型值	单位
C_{pd}	功率耗散电容	空载	$f = 1MHz$	14	pF

5.10 典型特性



6 参数测量信息



- NOTES: A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 3\text{ ns}$, $t_f \leq 3\text{ ns}$.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


图 6-1. 负载电路和电压波形

7 详细说明

7.1 概述

这些八路总线收发器专为数据总线之间的异步双向通信而设计。控制功能的实施可更大限度地降低外部时序要求。根据方向控制 (DIR) 输入上的逻辑电平，SNx4AHC245 器件将数据从 A 总线发送至 B 总线，或者将数据从 B 总线发送至 A 总线。使用输出使能 ($\overline{OE}$) 输入可以禁用该器件，这样可有效隔离总线。为了确保加电或断电期间的高阻抗状态，应通过一个上拉电阻器将 $\overline{OE}$ 连接至 V_{CC} ；该电阻器的最小值由驱动器的电流吸收能力来决定。

7.2 功能方框图



7.3 特性说明

- V_{CC} 优化为 5V
- 允许从 5V 到 3.3V 的降压转换
 - 输入电压高达 5.5V
- 慢速边沿速率可更大限度减少输出振铃

7.4 器件功能模式

表 7-1. 功能表
(每个收发器)

输入		操作
$\overline{OE}$	DIR	
L	L	B 数据到 A 总线
L	H	A 数据到 B 总线
H	X	隔离

8 应用和实施

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 应用信息

SNx4AHC245A 是一款低驱动 CMOS 器件，可用于需要考虑输出振铃的多种总线接口类型应用。低驱动和慢速边沿速率将更大幅度地减少输出上的过冲和下冲。这些输入可在任何有效 V_{CC} 下接受高达 5.5V 的电压，使得该器件成为降压转换的理想选择。

8.2 典型应用




图 8-1. 典型应用原理图

8.2.1 设计要求

此器件采用 CMOS 技术并具有平衡输出驱动。注意避免总线争用，因为它可以驱动超过最大限制的电流。可以组合输出以产生更高的驱动，但高驱动也会在轻负载时产生更快的边缘，因此应考虑路由和负载条件以防止振铃。

8.2.2 详细设计过程

1. 建议的输入条件

- 上升时间和下降时间规格：请参阅 [建议运行条件](#) 表中的 $\Delta t / \Delta V$ 。
- 指定的高电平和低电平：请参阅 [建议运行条件](#) 表中的 V_{IH} 和 V_{IL} 。
- 输入具有过压容限，允许它们在任何有效 V_{CC} 下高达 5.5 V。

2. 建议的输出条件

- 每个输出的负载电流不应超过 25 mA，该器件的总电流不应超过 75 mA。
- 输出不应被拉至高于 V_{CC} 。

8.2.3 应用曲线




图 8-2. 开关特性比较

8.3 电源相关建议

电源可以是 [建议运行条件](#) 表中最小和最大电源电压额定值之间的任何电压。

每个 V_{CC} 引脚应具有一个良好的旁路电容器，以防止功率干扰。对于单电源器件，建议使用 $0.1\ \mu\text{f}$ ；如果有多个 V_{CC} 引脚，则建议每个电源引脚使用 $0.01\ \mu\text{f}$ 或 $0.022\ \mu\text{f}$ 。可以并联多个旁路电容器以抑制不同的噪声频率。 $0.1\ \mu\text{f}$ 和 $1\ \mu\text{f}$ 通常并联使用。为了获得更佳效果，旁路电容器应尽可能靠近电源引脚安装。

8.4 布局

8.4.1 布局指南

当使用多位逻辑器件时，输入不应悬空。

在许多情况下，当仅使用三输入与门的两个输入或仅使用 4 个缓冲门中的 3 个时，未使用数字逻辑器件的功能或部分功能。此类输入引脚不应悬空，因为外部连接处的未定义电压会导致未定义的运行状态。[图 8-3](#) 指定了在所有情况下都必须遵守的规则。数字逻辑器件的所有未使用输入必须连接至一个高或低偏置以防止悬空。应为任何特定未使用输入施加的逻辑电平取决于器件的功能。通常，将这些输入连接到 GND 或 V_{CC} ，具体取决于哪种更合理或更方便。使输出悬空是可以接受的，除非该器件是收发器。如果收发器有一个输出使能引脚，它会在置位时禁用该器件的输出部分。这不会禁用 IO 的输入部分，因此它们在禁用后不能浮动。

8.4.2 布局示例




图 8-3. SN74AHC245 的示例布局

9 器件和文档支持

9.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.2 支持资源

TI E2E™ 中文支持论坛 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

9.3 商标

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

10 修订历史记录

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision M (June 2023) to Revision N (June 2024)	Page
• 向 器件信息 表中添加了封装尺寸.....	1
• 更新了 引脚功能 表中的名称.....	3
• 更新了 布局示例	13

Changes from Revision L (April 2023) to Revision M (June 2023)	Page
• 更新了 R θ JA 值：DB = 96.0 更新至 113.1，DW = 79.8 更新至 96.2，PW = 102.8 更新至 122.3；更新了 DB、DW 和 PW 封装的 R θ JC(top)、R θ JB、 Ψ JT、 Ψ JB 和 R θ JC(bot)，所有值均以 °C/W 为单位.....	6

11 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件可用的最新数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。有关此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9681801Q2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 9681801Q2A SNJ54AHC 245FK
5962-9681801QRA	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9681801QR A SNJ54AHC245J
5962-9681801QSA	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9681801QS A SNJ54AHC245W
5962-9681801VSA	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9681801VS A SNV54AHC245W
5962-9681801VSA.A	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9681801VS A SNV54AHC245W
SN74AHC245DBR	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245
SN74AHC245DBR.A	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245
SN74AHC245DGSR	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245
SN74AHC245DGSR.A	Active	Production	VSSOP (DGS) 20	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245
SN74AHC245DGVR	Active	Production	TVSOP (DGV) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245
SN74AHC245DGVR.A	Active	Production	TVSOP (DGV) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245
SN74AHC245DW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-40 to 125	AHC245
SN74AHC245DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245
SN74AHC245DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245
SN74AHC245DWRE4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245
SN74AHC245N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC245N
SN74AHC245N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 125	SN74AHC245N
SN74AHC245NSR	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245
SN74AHC245NSR.A	Active	Production	SOP (NS) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245
SN74AHC245PW	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	-40 to 125	HA245
SN74AHC245PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74AHC245PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245
SN74AHC245PWRE4	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245
SN74AHC245PWRG4	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245
SN74AHC245PWRG4.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245
SN74AHC245RKSR	Active	Production	VQFN (RKS) 20	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AHC245
SN74AHC245RKSR.A	Active	Production	VQFN (RKS) 20	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	AHC245
SNJ54AHC245FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9681801Q2A SNJ54AHC245FK
SNJ54AHC245FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9681801Q2A SNJ54AHC245FK
SNJ54AHC245J	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9681801QR A SNJ54AHC245J
SNJ54AHC245J.A	Active	Production	CDIP (J) 20	20 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9681801QR A SNJ54AHC245J
SNJ54AHC245W	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9681801QS A SNJ54AHC245W
SNJ54AHC245W.A	Active	Production	CFP (W) 20	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9681801QS A SNJ54AHC245W

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC245, SN54AHC245-SP, SN74AHC245 :

- Catalog : [SN74AHC245](#), [SN54AHC245](#)
- Automotive : [SN74AHC245-Q1](#), [SN74AHC245-Q1](#)
- Enhanced Product : [SN74AHC245-EP](#), [SN74AHC245-EP](#)
- Military : [SN54AHC245](#)
- Space : [SN54AHC245-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC245DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74AHC245DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC245DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74AHC245NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74AHC245PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC245PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC245PWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74AHC245RKSR	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC245DBR	SSOP	DB	20	2000	353.0	353.0	32.0
SN74AHC245DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74AHC245DGVR	TVSOP	DGV	20	2000	353.0	353.0	32.0
SN74AHC245DWR	SOIC	DW	20	2000	356.0	356.0	45.0
SN74AHC245NSR	SOP	NS	20	2000	356.0	356.0	45.0
SN74AHC245PWR	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHC245PWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHC245PWRG4	TSSOP	PW	20	2000	353.0	353.0	32.0
SN74AHC245RKSR	VQFN	RKS	20	3000	210.0	185.0	35.0

TUBE


*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-9681801Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-9681801QSA	W	CFP	20	25	506.98	26.16	6220	NA
5962-9681801VSA	W	CFP	20	25	506.98	26.16	6220	NA
5962-9681801VSA.A	W	CFP	20	25	506.98	26.16	6220	NA
SN74AHC245N	N	PDIP	20	20	506	13.97	11230	4.32
SN74AHC245N.A	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54AHC245FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC245FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54AHC245W	W	CFP	20	25	506.98	26.16	6220	NA
SNJ54AHC245W.A	W	CFP	20	25	506.98	26.16	6220	NA

EXAMPLE BOARD LAYOUT



DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4214851/B 08/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4214851/B 08/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


RKS 20

VQFN - 1 mm max height

2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4222490/B 02/2021

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
83% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4222490/B 02/2021

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

GENERIC PACKAGE VIEW


FK 20

LCCC - 2.03 mm max height

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4229370VA\


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE





PINS ** DIM	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

NOTES:

- A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
-  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 The 20 pin end lead shoulder width is a vendor option, either half or full width.



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT



DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X


4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



4220206/A 02/2017


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.



PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



4226367/A 10/2020

NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. No JEDEC registration as of September 2020.
5. Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

DGS0020A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4226367/A 10/2020

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DGS0020A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 16X

4226367/A 10/2020

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月