

Sample &

Buy



Texas Instruments

PCM3070

ZHCS094A-SEPTEMBER 2008-REVISED NOVEMBER 2014

Support &

Community

22

PCM3070 具有嵌入式 miniDSP 的立体声音频编解码器

Technical

Documents

1 特性

- 信噪比 (SNR) 为 100dB 的立体声音频数模转换器 (DAC)
- SNR 为 93dB 的立体声音频模数转换器 (ADC)
- 丰富的信号处理选项
- 嵌入式 miniDSP
- 6个单端或3个全差分模拟输入
- 立体声双耳式耳机输出
- 立体声线路输出
- 超低噪声可编程增益放大器 (PGA)
- 模拟旁路模式
- 可编程锁相环 (PLL)
- 集成型低压降稳压器 (LDO)
- 5mm x 5mm、32 引脚四方扁平无引线 (QFN) 封装

- 2 应用
- 条形音箱

Tools &

Software

- 平板电视
- MP3 坞站
- 蜂窝电话坞站
- 其他立体声或 2.1 家用音频系统


3 说明

PCM3070 是一款灵活的立体声音频编解码器,配有可 编程输入和输出、完全可编程 miniDSP、固定式预定 义和可参数化信号处理块、集成式 PLL、集成式 LDO 以及灵活的数字接口。

器件信息⁽¹⁾

器件型号	封装	封装尺寸(标称值)
PCM3070	超薄四方扁平无引线 (VQFN) (32)	5.00mm x 5.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



4 LP38690 的

53

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

1 2

3

4

5

6

7

8

8.1

8.3

8.6

8.7

8.8

特性......1

应用......1

说明......1

LP38690 的......1

修订历史记录 2

Device Comparison Table...... 3

Pin Configuration and Functions 4 Specifications.....7

8.2 Handling Ratings 7

Absolute Maximum Ratings 7

8.5 Electrical Characteristics, ADC 8 Electrical Characteristics, Bypass Outputs 10

Electrical Characteristics, Audio DAC Outputs 11

Electrical Characteristics, LDO 13

Figure 1)..... 14

Figure 2)..... 15 8.13 DSP Timing in Master Mode (see Figure 3) 16 8.14 DSP Timing in Slave Mode (see Figure 4) 17

8.9 Electrical Characteristics, Misc. 13 8.10 Electrical Characteristics, Logic Levels...... 13 8.11 I²S LJF and RJF Timing in Master Mode (see

8.12 I²S LJF and RJF Timing in Slave Mode (see

目录

	8.15	I ² C Interface Timing	. 18
	8.16	SPI Interface Timing (See Figure 6)	. 19
	8.17	Typical Characteristics	20
9	Para	meter Measurement Information	22
10	Deta	iled Description	22
	10.1	Overview	22
	10.2	Functional Block Diagram	23
	10.3	Feature Description	23
	10.4	Device Functional Modes	. 30
	10.5	Register Map	31
11	Appl	ication and Implementation	35
	11.1	Application Information	35
	11.2	Typical Application	35
12	Pow	er Supply Recommendations	39
13	Layo	out	39
	13.1	Layout Guidelines	39
	13.2	Layout Example	40
14	器件	和文档支持	41
	14.1	文档支持	41
	14.2	商标	41
	14.3	静电放电警告	41
	14.4	Glossary	41
15	机械	封装和可订购信息	41

修订历史记录 5

Changes from Original (February 2011) to Revision A

已添加引脚配置和功能部分,处理额定值表,特性 描述 部分,器件功能模式,应用和实现部分,电源相关建议部分, 布局部分,器件和文档支持部分以及机械、封装和可订购信息部分......1



www.ti.com.cn

Page




6 Device Comparison Table

PART NUMBER	DESCRIPTION
PCM3070	Stereo audio codec with embedded miniDSP



7 Pin Configuration and Functions

This document describes signals that take on different names depending on how they are configured. In such cases, the different names are placed together and separated by slash (/) characters. For example, "SCL/SS". Active low signals are represented by overbars.



Pin Functions

PIN	NAME	TYPE ⁽¹⁾	DESCRIPTION
1	MCLK	DI	Master Clock Input
2	BCLK	DIO	Audio serial data bus (primary) bit clock
3	WCLK	DIO	Audio serial data bus (primary) word clock
4	DIN	DI	Primary function:
			Audio serial data bus data input
	MFP1		Secondary function:
			General Purpose Clock Input
			General Purpose Input
5	DOUT	DO	Primary function:
			Audio serial data bus data output
	MFP2		Secondary function:
			General Purpose Output
			Clock Output
			INT1 Output
			INT2 Output Audio serial data bus (secondary) bit clock output
			Audio serial data bus (secondary) wird clock output
6	IOV _{DD}	Power	IO voltage supply 1.1V – 3.6V
7	IOV _{SS}	Ground	IO ground supply

(1) DI (Digital Input), DO (Digital Output), DIO (Digital Input/Output), AI (Analog Input), AO (Analog Output), AIO (Analog Input/Output)



Pin Functions (continued)

PIN	NAME	TYPE ⁽¹⁾	DESCRIPTION
8	SCLK	DI	Primary function: (SPI_Select = 1)
	/		SPI serial clock
	MFP3		Secondary function: (SPI_Select = 0)
			Audio serial data bus (secondary) bit clock input Audio serial data bus (secondary) DAC or common word clock input Audio serial data bus (secondary) ADC word clock input Audio serial data bus (secondary) data input General Purpose Input
9	SCL/SS	DI	I ² C interface serial clock (SPI_Select = 0) SPI interface mode chip-select signal (SPI_Select = 1)
10	SDA/MOSI	DI	I ² C interface mode serial data input (SPI_Select = 0) SPI interface mode serial data input (SPI_Select = 1)
11	MISO	DO	Primary function: (SPI_Select = 1)
	/		Serial data output
	MFP4		Secondary function: (SPI_Select = 0)
			General purpose output CLKOUT output INT1 output INT2 output Audio serial data bus (primary) ADC word clock output Audio serial data bus (secondary) data output Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output
12	SPI_ SELECT	DI	Control mode select pin ($1 = SPI$, $0 = I^2C$)
13	IN1_L	AI	Multifunction Analog Input, or Single-ended configuration: Line 1 left or Differential configuration: Line right, negative
14	IN1_R	AI	Multifunction Analog Input, or Single-ended configuration: or Line 1 right or Differential configuration: Line right, positive
15	IN2_L	AI	Multifunction Analog Input, or Single-ended configuration: Line 2 left or Differential configuration: Line left, positive
16	IN2_R	AI	Multifunction Analog Input, or Single-ended configuration: Line 2 right or Differential configuration: Line left, negative
17	AV _{SS}	Ground	Analog ground supply
18	REF	AO	Reference voltage output for filtering
19	NC		NC, do not connect
20	IN3_L	AI	Multifunction Analog Input, or Single-ended configuration: Line 3 left, or Differential configuration: Line left, positive, or Differential configuration: Line right, negative
21	IN3_R	AI	Multifunction Analog Input, or Single-ended configuration: Line 3 right, or Differential configuration: Line left, negative, or Differential configuration: Line right, positive
22	LOL	AO	Left line output
23	LOR	AO	Right line output
24	AV _{DD}	Power	Analog voltage supply 1.5V–1.95V Input when A-LDO disabled, Filtering output when A-LDO enabled
25	HPL	AO	Left high power output driver
26	LDOIN/HPVDD	Power	LDO Input supply and Headphone Power supply 1.9V- 3.6V

PCM3070 ZHCS094A-SEPTEMBER 2008-REVISED NOVEMBER 2014 Texas Instruments

www.ti.com.cn

Pin Functions (continued)

PIN	NAME	TYPE ⁽¹⁾	DESCRIPTION
27	HPR	AO	Right high power output driver
28	DV _{SS}	Ground	Digital Ground and Chip-substrate
29	DV _{DD}	Power	If LDO_SELECT Pin = 0 (D-LDO disabled)
			Digital voltage supply 1.26V – 1.95V
			If LDO_SELECT Pin = 1 (D-LDO enabled)
			Digital voltage supply filtering output
30	LDO_ SELECT	DI	D-LDO enable signal (1 = D-LDO enable, 0 = D-LDO disabled)
31	RESET	DI	Reset (active low)
32	GPIO	DI	Primary function:
			General Purpose digital IO
	MFP5		Secondary function:
			CLKOUT Output
			INT1 Output
			INT2 Output
			Audio serial data bus ADC word clock output
			Audio serial data bus (secondary) bit clock output
			Audio serial data bus (secondary) word clock output
Thermal Pad	Thermal Pad	N/A	Connect to PCB ground plane. Not internally connected.



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
	AV_{DD} to AV_{SS}	-0.3	2.2	V
Input voltage	DV_{DD} to DV_{SS}	-0.3	2.2	V
	IOV _{DD} to IOV _{SS}	-0.3	3.9	V
	LDOIN to AV _{SS}	-0.3	3.9	V
Digital Input voltage			$IOV_{DD} + 0.3$	V
Analog input voltage			AV _{DD} + 0.3	V
Operating temperature ra	ange	-40	85	°C
Junction temperature (T	Max)		105	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature	range	-55	125	°C
	Flootroototio	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2	2	kV
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-750	750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
LDOIN		Deferenced to $\Delta V = \begin{pmatrix} 1 \end{pmatrix}$	1.9		3.6	
AV_{DD}	Power Supply Voltage Range	Referenced to AV _{SS} ⁽¹⁾	1.5	1.8	1.95	V
IOV_DD		Referenced to IOV _{SS} ⁽¹⁾	1.5		3.6	v
$\mathrm{DV}_{\mathrm{DD}}^{(2)}$		Referenced to DV _{SS} ⁽¹⁾		1.8	1.95	
		Clock divider uses fractional divide (D > 0), P = 1, $DV_{DD} \ge 1.65V$	10		20	MHz
	PLL Input Frequency	Clock divider uses integer divide (D = 0), P = 1, $DV_{DD} \ge 1.65V$	0.512		20	MHz
MOLK		MCLK; Master Clock Frequency; DV _{DD} ≥ 1.65V			50	N 41 I
MCLK	Master Clock Frequency	MCLK; Master Clock Frequency; DV _{DD} ≥ 1.26V			25	MHz
SCL	SCL Clock Frequency				400	kHz
	Audio input max ac signal swing	CM = 0.75 V	0	0.530	0.75 or AVDD-0.75 ⁽³⁾	Vpeak
	(IN1_L, IN1_R, IN2_L, IN2_R, IN3_L, IN3_R)	CM = 0.9 V	0	0.707	0.9 or AVDD-0.9 ⁽³⁾	Vpeak
C _{Lout}	Digital output load capacitance			10		pF
T _{OPR}	Operating Temperature Range		-40		85	°C

All grounds on board are tied together to prevent voltage differences of more than 0.2V maximum for any combination of ground signals.
 At DV_{DD} values lower than 1.65V, the PLL does not function. Refer to the *Maximum PCM3070 Clock Frequencies* table in the *PCM3070*

Application Reference Guide (SLAU332) for details on maximum clock frequencies.

(3) Whichever is smaller.

PCM3070

ZHCS094A-SEPTEMBER 2008-REVISED NOVEMBER 2014

www.ti.com.cn

STRUMENTS

EXAS

8.4 Thermal Information

		PCM3070	
	THERMAL METRIC ⁽¹⁾	RHB (QFN)	UNIT
		32 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	31.4	
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	21.4	
$R_{\theta JB}$	Junction-to-board thermal resistance	5.4	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	C/VV
Ψјв	Junction-to-board characterization parameter	5.4	
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	0.9	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

8.5 Electrical Characteristics, ADC

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO A	ADC					
	Input signal level (0dB)	Single-ended, CM = 0.9V		0.5		V _{RMS}
	Device Setup	1kHz sine wave input , Single-ended Configuration IN1_R to Right ADC and IN1_L to Left ADC, $R_{in} = 20K$, $f_s = 48kHz$, AOSR = 128, MCLK = 256 x f_s , PLL Disabled; AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1,				
		Inputs ac-shorted to ground	80	93		
SNR	Signal-to-noise ratio, A-weighted ⁽¹⁾⁽²⁾	IN2_R, IN3_R routed to Right ADC and ac-shorted to ground IN2_L, IN3_L routed to Left ADC and ac-shorted to ground		93		dB
DR	Dynamic range A-weighted ⁽¹⁾⁽²⁾	–60dB full-scale, 1-kHz input signal		92		dB
		–3 dB full-scale, 1-kHz input signal		-85	-70	
THD+N	Total Harmonic Distortion plus Noise	IN2_R, IN3_R routed to Right ADC IN2_L, IN3_L routed to Left ADC –3dB full-scale, 1-kHz input signal		-85		dB
AUDIO A	ADC					
	Input signal level (0dB)	Single-ended, CM = 0.75V, AV _{DD} = 1.5V		0.375		V _{RMS}
	Device Setup	1kHz sine wave input, Single-ended Configuration IN1_R, IN2_R, IN3_R routed to Right ADC IN1_L, IN2_L, IN3_L routed to Left ADC $R_{in} = 20k\Omega$, $f_s = 48kHz$, AOSR = 128, MCLK = 256 x f_s , PLL Disabled, AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1				
SNR	Signal-to-noise ratio, A-weighted (1)(2)	Inputs ac-shorted to ground		91		dB
DR	Dynamic range A-weighted ⁽¹⁾⁽²⁾	–60dB full-scale, 1-kHz input signal		90		dB
THD+N	Total Harmonic Distortion plus Noise	–3dB full-scale, 1-kHz input signal		-80		dB

(1) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

(2) All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-ofband noise, which, although not audible, may affect dynamic specification values.



PCM3070 ZHCS094A – SEPTEMBER 2008 – REVISED NOVEMBER 2014

Electrical Characteristics, ADC (continued)

	PARAMETER	TEST CONDITIONS	MIN TYP M	IAX UNIT
AUDIO	ADC		•	
	Input signal level (0dB)	Differential Input, CM = 0.9V	10	mV
	Device Setup	$\label{eq:scalar} \begin{array}{l} 1 \text{kHz sine wave input, Differential configuration} \\ \text{IN1_L and IN1_R routed to Right ADC} \\ \text{IN2_L and IN2_R routed to Left ADC} \\ \text{R}_{\text{in}} = 10 \text{K}, f_{\text{s}} = 48 \text{kHz}, \text{AOSR} = 128 \\ \text{MCLK} = 256^{\text{s}} f_{\text{s}} \text{PLL Disabled} \\ \text{AGC} = \text{OFF}, \text{Channel Gain} = 40 \text{dB Processing Block} = \text{PRB_R1}, \end{array}$		
ICN	Idle-Channel Noise, A-weighted ⁽¹⁾⁽²⁾	Inputs ac-shorted to ground, input referred noise	2	μV _{RMS}
AUDIO	ADC			
	Gain Error	$\begin{array}{l} 1 \text{kHz sine wave input}, \text{ Single-ended configuration} \\ R_{\text{in}} = 20 \text{k}\Omega \ f_{\text{s}} = 48 \text{kHz}, \text{AOSR} = 128, \\ \text{MCLK} = 256 \ \text{x} \ f_{\text{s}}, \text{PLL} \ \text{Disabled} \\ \text{AGC} = \text{OFF}, \ \text{Channel Gain} = 0 \text{dB} \\ \text{Processing Block} = \text{PRB}_{\text{R}}1, \end{array}$	-0.05	dB
	Input Channel Separation	1kHz sine wave input at -3dBFSSingle-ended configuration $IN1_L$ routed to Left ADC $IN1_R$ routed to Right ADC, $R_{in} = 20k\Omega$ AGC = OFF, AOSR = 128,Channel Gain = 0dB, CM = 0.9V	108	dB
	Input Pin Crosstalk	1kHz sine wave input at -3dBFS on IN2_L, IN2_L internally not routed. IN1_L routed to Left ADC ac-coupled to ground 1kHz sine wave input at -3dBFS on IN2_R, IN2_R internally not routed. IN1_R routed to Right ADC ac-coupled to ground	115	dB
		Single-ended configuration R_{in} = 20k $\Omega,$ AOSR = 128 Channel, Gain = 0dB, CM = 0.9V		
	PSRR	217Hz, 100mVpp signal on AV _{DD} , Single-ended configuration, $R_{in} = 20k\Omega$, Channel Gain = 0dB; CM = 0.9V	55	dB
		Single-Ended, $R_{in} = 10k\Omega$, PGA gain set to 0dB	0	dB
		Single-Ended, $R_{in} = 10k\Omega$, PGA gain set to 47.5dB	47.5	dB
	ADC programmable gain amplifier	Single-Ended, $R_{in} = 20k\Omega$, PGA gain set to 0dB	-6	dB
	gain	Single-Ended, $R_{in} = 20k\Omega$, PGA gain set to 47.5dB	41.5	dB
		Single-Ended, $R_{in} = 40k\Omega$, PGA gain set to 0dB	-12	dB
		Single-Ended, $R_{in} = 40k\Omega$, PGA gain set to 47.5dB	35.5	dB
	ADC programmable gain amplifier step size	1-kHz tone	0.5	dB



8.6 Electrical Characteristics, Bypass Outputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANAL	OG BYPASS TO HEADPHONE AMPLIFIER	, DIRECT MODE				
Device Setup		Load = 16Ω (single-ended), $50pF$; Input and Output CM = 0.9V; Headphone Output on LDOIN Supply; IN1_L routed to HPL and IN1_R routed to HPR; Channel Gain = 0dB				
	Gain Error			-0.8		dB
	Noise, A-weighted ⁽¹⁾	Idle Channel, IN1_L and IN1_R ac-shorted to ground		3		μV_{RMS}
THD	Total Harmonic Distortion	446mVrms, 1kHz input signal		-89		dB
ANAL	OG BYPASS TO LINE-OUT AMPLIFIER, PO	SA MODE				
Device Setup		Load = $10k\Omega$ (single-ended), 56pF; Input and Output CM = $0.9V$; LINE Output on LDOIN Supply; IN1_L routed to ADCPGA_L and IN1_R routed to ADCPGA_R; R _{in} = $20k\Omega$ ADCPGA_L routed to LOL and ADCPGA_R routed to LOR; Channel Gain = 0dB				
	Gain Error			0.6		dB
		Idle Channel, IN1_L and IN1_R ac-shorted to ground		7		μV_{RMS}
	Noise, A-weighted ⁽¹⁾	Channel Gain = 40dB, Input Signal (0dB) = 5mV _{rms} Inputs ac-shorted to ground, Input Referred		3.4		μV_{RMS}

(1) All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Testing without such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values.



8.7 Electrical Characteristics, Audio DAC Outputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO I	DAC – STEREO SINGLE-ENDED LINE C	UTPUT				
	Device Setup	$\label{eq:loss} \begin{array}{l} \mbox{Load} = 10 \mbox{k}\Omega \mbox{ (single-ended), 56pF} \\ \mbox{Line Output on AV}_{DD} \mbox{ Supply} \\ \mbox{Input and Output CM} = 0.9 \mbox{V} \\ \mbox{DOSR} = 128, \mbox{MCLK} = 256 \mbox{ x f}_{s}, \\ \mbox{Channel Gain} = 0 \mbox{dB}, \mbox{ word length} = 16 \mbox{ bits}, \\ \mbox{Processing Block} = \mbox{PRB}_{P1}, \end{array}$				
	Full scale output voltage (0dB)			0.5		V _{RMS}
SNR	Signal-to-noise ratio A-weighted ⁽¹⁾⁽²⁾	All zeros fed to DAC input	87	100		dB
DR	Dynamic range, A-weighted ⁽¹⁾⁽²⁾	–60dB 1kHz input full-scale signal, Word length = 20 bits		100		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1kHz input signal		-83	-70	dB
	DAC Gain Error	0 dB, 1kHz input full scale signal		0.3		dB
	DAC Mute Attenuation	Mute		119		dB
	DAC channel separation	–1 dB, 1kHz signal, between left and right HP out		113		dB
		100mVpp, 1kHz signal applied to AV _{DD}		73		dB
	DAC PSRR	100mVpp, 217Hz signal applied to AV _{DD}		77		dB
AUDIO I	DAC – STEREO SINGLE-ENDED LINE C	UTPUT				
	Device Setup	Load = $10k\Omega$ (single-ended), 56pF Line Output on AV_{DD} Supply Input and Output CM = $0.75V$; $AV_{DD} = 1.5V$ DOSR = 128 MCLK = $256 * fs$ Channel Gain = $-2dB$ word length = 20 bits Processing Block = PRB_P1				
	Full scale output voltage (0dB)			0.375		V_{RMS}
SNR	Signal-to-noise ratio, A-weighted ⁽¹⁾⁽²⁾	All zeros fed to DAC input		99		dB
DR	Dynamic range, A-weighted ⁽¹⁾⁽²⁾	-60dB 1 kHz input full-scale signal		97		dB
THD+N	Total Harmonic Distortion plus Noise	-1 dB full-scale, 1-kHz input signal		-85		dB
AUDIO I	DAC – STEREO SINGLE-ENDED HEADI	PHONE OUTPUT				
	Device Setup	Load = 16Ω (single-ended), $50pF$ Headphone Output on AV_{DD} Supply, Input and Output CM = $0.9V$, DOSR = 128 , MCLK = $256 * f_s$, Channel Gain = $0dB$ word length = 16 bits; Processing Block = PRB_P1				
	Full scale output voltage (0dB)			0.5		V _{RMS}
SNR	Signal-to-noise ratio, A-weighted ⁽¹⁾⁽²⁾	All zeros fed to DAC input	87	100		dB
DR	Dynamic range, A-weighted ⁽¹⁾⁽²⁾	-60dB 1kHz input full-scale signal, Word Length = 20 bits		99		dB
THD+N	Total Harmonic Distortion plus Noise	-3dB full-scale, 1kHz input signal		-83	-70	dB
	DAC Gain Error	0dB, 1kHz input full scale signal		-0.3		dB
	DAC Mute Attenuation	Mute		122		dB
	DAC channel separation	-1dB, 1kHz signal, between left and right HP out		110		dB
		100mVpp, 1kHz signal applied to AV _{DD}		73		dB
	DAC PSRR	100mVpp, 217Hz signal applied to AV _{DD}		78		dB

(1) Ratio of output level with 1kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20Hz to 20kHz bandwidth using an audio analyzer.

(2) All performance measured with 20kHz low-pass filter and, where noted, A-weighted filter. Testing without such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values

TEXAS INSTRUMENTS

www.ti.com.cn

Electrical Characteristics, Audio DAC Outputs (continued)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Power Delivered	$\label{eq:RL} \begin{array}{l} R_{L} = 16\Omega, \mbox{ Output Stage on } AV_{DD} = 1.8 V \\ \mbox{ THDN < 1\%, Input CM = 0.9 V,} \\ \mbox{ Output CM = 0.9 V} \end{array}$	15		
	Power Delivered	$\label{eq:RL} \begin{array}{l} R_{L} = 16\Omega \mbox{ Output Stage on LDOIN} = 3.3 \mbox{V}, \\ \mbox{THDN} < 1\% \mbox{ Input CM} = 0.9 \mbox{V}, \\ \mbox{Output CM} = 1.65 \mbox{V} \end{array}$	64		mW
AUDIO	DAC – STEREO SINGLE-ENDED HEADF	PHONE OUTPUT			
	Device Setup	Load = 16Ω (single-ended), 50pF, Headphone Output on AV _{DD} Supply, Input and Output CM = $0.75V$; AV _{DD} = $1.5V$, DOSR = 128 , MCLK = $256 * f_s$, Channel Gain = $-2dB$, word length = 20 -bits; Processing Block = PRB_P1,			
	Full scale output voltage (0dB)		0.375		V _{RMS}
SNR	Signal-to-noise ratio, A-weighted ⁽¹⁾⁽²⁾	All zeros fed to DAC input	99		dB
DR	Dynamic range, A-weighted ⁽¹⁾⁽²⁾	-60dB 1kHz input full-scale signal	98		dB
THD+N	Total Harmonic Distortion plus Noise	-1dB full-scale, 1kHz input signal	-83		dB
AUDIO	DAC – MONO DIFFERENTIAL HEADPHO	DNE OUTPUT			
	Device Setup	Load = 32Ω (differential), 50pF, Headphone Output on LDOIN Supply Input CM = 0.75V, Output CM = 1.5V, $AV_{DD} = 1.8V$, LDOIN = 3.0V, DOSR = 128 MCLK = 256 * f _s , Channel (headphone driver) Gain = 5dB for full scale output signal, word length = 16 bits, Processing Block = PRB_P1,			
	Full scale output voltage (0dB)		1778		$\mathrm{mV}_{\mathrm{RMS}}$
SNR	Signal-to-noise ratio, A-weighted ⁽¹⁾⁽²⁾	All zeros fed to DAC input	98		dB
DR	Dynamic range, A-weighted ⁽¹⁾⁽²⁾	-60dB 1kHz input full-scale signal	96		dB
THD	Total Harmonic Distortion	–3dB full-scale, 1kHz input signal	-82		dB
	Power Delivered	$\label{eq:RL} \begin{array}{l} R_{L} = 32\Omega, \mbox{ Output Stage on LDOIN} = 3.3 \text{V}, \\ THDN < 1\%, \mbox{ Input CM} = 0.9 \text{V}, \\ Output CM = 1.65 \text{V} \end{array}$	136		mW
		$\label{eq:RL} \begin{array}{l} R_{L} = 32\Omega \mbox{ Output Stage on LDOIN} = 3.0 \mbox{V}, \\ THDN < 1\% \mbox{ Input CM} = 0.9 \mbox{V}, \\ Output CM = 1.5 \mbox{V} \end{array}$	114		mW



8.8 Electrical Characteristics, LDO

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOW DROPOUT REGULATOR (AVdd)					
	LDOMode = 1, LDOIN > 1.95V		1.67		
Output Voltage	LDOMode = 0, LDOIN > 2.0V		1.72		V
	LDOMode = 2, LDOIN > 2.05V		1.77		
Output Voltage Accuracy			±2%		
Load Regulation	Load current range 0 to 50mA		15		mV
Line Regulation	Input Supply Range 1.9V to 3.6V		5		mV
Decoupling Capacitor		1			μF
Bias Current			60		μA

8.9 Electrical Characteristics, Misc.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
REFERENCE					
Deference Voltoge Cettings	CMMode = 0 (0.9V)		0.9		V
Reference Voltage Settings	CMMode = 1 (0.75V)		0.75		v
Reference Noise	CM = 0.9V, A-weighted, 20Hz to 20kHz bandwidth, C_{ref} = 10 μF		1		μV_{RfcMS}
Decoupling Capacitor		1	10		μF
miniDSP ⁽¹⁾					
Maximum miniDSP clock frequency - ADC	$DV_{DD} = 1.65V$		55.3		MHz
Maximum miniDSP clock frequency - DAC	$DV_{DD} = 1.65V$		55.3		MHz
Shutdown Current					
Device Setup	Coarse AVdd supply turned off, LDO_select held at ground, No external digital input is toggled				
I(DV _{DD})			0.9		μA
I(IOVDD)			13		nA

(1) miniDSP clock speed is specified by design and not tested in production.

8.10 Electrical Characteristics, Logic Levels⁽¹⁾


At 25°C, AV_{DD} , DV_{DD} , $IOV_{DD} = 1.8V$

PARAM	IETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC FAMILY				CMOS		
		$I_{IH} = 5 \ \mu A, \ IOV_{DD} > 1.6V$	$0.7 \times IOV_{DD}$			V
V _{IH} Logic	: Level	$I_{IH} = 5\mu A, \ 1.2V \le IOV_{DD} < 1.6V$	$0.9 \times IOV_{DD}$			V
		$I_{IH} = 5\mu A$, $IOV_{DD} < 1.2V$	IOV _{DD}			V
		I _{IL} = 5 μA, IOV _{DD} > 1.6V	-0.3		$0.3 \times IOV_{DD}$	V
VIL		$I_{IL} = 5\mu A$, $1.2V \le IOV_{DD} < 1.6V$			$0.1 \times IOV_{DD}$	V
		$I_{IL} = 5\mu A$, IOV _{DD} < 1.2V			0	V
V _{OH}		I _{OH} = 2 TTL loads	$0.8 \times IOV_{DD}$			V
V _{OL}		I _{OL} = 2 TTL loads			$0.1 \times IOV_{DD}$	V
Capa	citive Load			10		pF

(1) Applies to all DI, DO, and DIO pins shown in *Pin Configuration and Functions*.

8.11 I²S LJF and RJF Timing in Master Mode (see Figure 1)

		IOVDD = 1	OVDD = 1.8V IOVDD = 3.3V		UNIT	
		MIN	MIN MAX		MAX	UNIT
t _{d(WS)}	WCLK delay		30		20	ns
t _{d(DO-WS)}	WCLK to DOUT delay (For LJF Mode only)		20		20	ns
t _{d(DO-BCLK)}	BCLK to DOUT delay		22		20	ns
t _{s(DI)}	DIN setup	8		8		ns
t _{h(DI)}	DIN hold	8		8		ns
tr	Rise time		24		12	ns
t _f	Fall time		24		12	ns



All specifications at 25°C, DVdd = 1.8V

Figure 1. I²S LJF and RJF Timing in Master Mode



8.12 I²S LJF and RJF Timing in Slave Mode (see Figure 2)

		IOVDD =	IOVDD = 1.8V		IOVDD = 3.3V	
		MIN	MIN MAX		MAX	UNIT
t _{H(BCLK)}	BCLK high period	35		35		ns
t _{L(BCLK)}	BCLK low period	35		35		ns
t _{s(WS)}	WCLK setup	8		8		ns
t _{h(WS)}	WCLK hold	8		8		ns
t _{d(DO-WS)}	WCLK to DOUT delay (For LJF mode only)		20		20	ns
t _{d(DO-BCLK)}	BCLK to DOUT delay		22		22	ns
t _{s(DI)}	DIN setup	8		8		ns
t _{h(DI)}	DIN hold	8		8		ns
t _r	Rise time		4		4	ns
t _f	Fall time		4		4	ns





Figure 2. I²S LJF and RJF Timing in Slave Mode

8.13 DSP Timing in Master Mode (see Figure 3)

		IOV	IOVDD = 1.8V		= 3.3V	UNIT
		МІ	N MAX	(MIN	MAX	
t _{d(WS)}	WCLK delay		3)	20	ns
t _{d(DO-BCLK)}	BCLK to DOUT delay		2	2	20	ns
t _{s(DI)}	DIN setup		8	8		ns
t _{h(DI)}	DIN hold		8	8		ns
t _r	Rise time		24	1	12	ns
t _f	Fall time		24	4	12	ns



All specifications at 25°C, DVdd = 1.8V

Figure 3. DSP Timing in Master Mode



8.14 DSP Timing in Slave Mode (see Figure 4)

		IOVDD =	IOVDD = 1.8V		IOVDD = 3.3V	
		MIN	MAX	MIN	MAX	
t _{H(BCLK)}	BCLK high period	35		35		ns
t _{L(BCLK)}	BCLK low period	35		35		ns
t _{s(WS)}	WCLK setup	8		8		ns
t _{h(WS)}	WCLK hold	8		8		ns
t _{d(DO-BCLK)}	BCLK to DOUT delay		22		22	ns
t _{s(DI)}	DIN setup	8		8		ns
t _{h(DI)}	DIN hold	8		8		ns
t _r	Rise time		4		4	ns
t _f	Fall time		4		4	ns




Figure 4. DSP Timing in Slave Mode



8.15 I²C Interface Timing

		Stand	lard-Mod	le	Fast-Mode			UNIT
		MIN	TYP	MAX	MIN	ТҮР	MAX	
f _{SCL}	SCL clock frequency	0		100	0		400	kHz
t _{HD;STA}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0			0.8			μS
t _{LOW}	LOW period of the SCL clock	4.7			1.3			μS
t _{HIGH}	HIGH period of the SCL clock	4.0			0.6			μS
t _{SU;STA}	Setup time for a repeated START condition	4.7			0.8			μS
t _{HD;DAT}	Data hold time: For I2C bus devices	0		3.45	0		0.9	μS
t _{SU;DAT}	Data set-up time	250			100			ns
t _r	SDA and SCL Rise Time			1000	20+0.1C _b		300	ns
t _f	SDA and SCL Fall Time			300	20+0.1C _b		300	ns
t _{SU;STO}	Set-up time for STOP condition	4.0			0.8			μS
t _{BUF}	Bus free time between a STOP and START condition	4.7			1.3			μS
C _b	Capacitive load for each bus line			400			400	pF





Figure 5. I²C Interface Timing

8.16 SPI Interface Timing (See Figure 6)

		IOVDD = 1.8V		IOV	UNIT	
		MIN	ΤΥΡ ΜΑΧ	MIN	TYP MAX	
t _{sck}	SCLK Period ⁽¹⁾	100		50		ns
t _{sckh}	SCLK Pulse width High	50		25		ns
t _{sckl}	SCLK Pulse width Low	50		25		ns
t _{lead}	Enable Lead Time	30		20		ns
t _{trail}	Enable Trail Time	30		20		ns
t _{d;seqxfr}	Sequential Transfer Delay	40		20		ns
ta	Slave DOUT access time		40		20	ns
t _{dis}	Slave DOUT disable time		40		20	ns
t _{su}	DIN data setup time	15		10		ns
t _{h(DIN)}	DIN data hold time	15		10		ns
t _{v(DOUT)}	DOUT data valid time		25		18	ns
tr	SCLK Rise Time		4		4	ns
t _f	SCLK Fall Time		4		4	ns

(1) These parameters are based on characterization and are not tested in production.



At 25°C, DVdd = 1.8V


Figure 6. SPI Interface Timing Diagram

STRUMENTS

XAS


8.17 Typical Characteristics

8.17.1 Typical Performance





8.17.2 Typical Characteristics, FFT





9 Parameter Measurement Information

All parameters are measured according to the conditions described in the Specifications section.

10 Detailed Description

10.1 Overview

The PCM3070 features two fully-programmable miniDSP cores that support application-specific algorithms in the record and/or the playback path of the device. The miniDSP cores are fully software controlled. Target algorithms, like speaker EQ, Crossovers, Dynamic Range Controls, Intelligent volume controls and other post-processing algorithms are loaded into the device after power-up.

Extensive register-based control of input/output channel configuration, gains, effects, pin-multiplexing and clocks is included, allowing the device to be precisely targeted to its application.

The record path of the PCM3070 covers operations from 8kHz mono to 192kHz stereo recording, and contains programmable input channel configurations covering single-ended and differential setups, as well as floating or mixed input signals.

The playback path offers signal-processing blocks for filtering and effects, and supports flexible mixing of DAC and analog input signals as well as programmable volume controls. The playback path contains two high-power output drivers as well as two fully-differential outputs. The high-power outputs can be configured in multiple ways, including stereo and mono BTL.

The voltage supply range for the PCM3070 for analog is 1.5V–1.95V, and for digital it is 1.26V–1.95V. To ease system-level design, LDOs are integrated to generate the appropriate analog or digital supply from input voltages ranging from 1.8V to 3.6V. Digital I/O voltages are supported in the range of 1.5V–3.6V.

The required internal clock of the PCM3070 can be derived from multiple sources, including the MCLK pin, the BCLK pin, the GPIO pin or the output of the internal PLL, where the input to the PLL again can be derived from the MCLK pin, the BCLK or GPIO pins. The PLL is highly programmable and can accept available input clocks in the range of 512kHz to 50MHz.



10.2 Functional Block Diagram

18 shows the basic functional blocks of the device.




图 18. Block Diagram

10.3 Feature Description

10.3.1 Device Connections

10.3.1.1 Digital Pins

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are Reset and the SPI_Select pin, which are HW control pins. Depending on the state of SPI_Select, the two control-bus pins SCL/SS and SDA/MOSI are configured for either I²C or SPI protocol.

Other digital IO pins can be configured for various functions via register control. An overview of available functionality is given in *Multifunction Pins*.



Feature Description (continued)

10.3.1.1.1 Multifunction Pins

Table 1 shows the possible allocation of pins for specific functions. The PLL input, for example, can be programmed to be any of 4 pins (MCLK, BCLK, DIN, GPIO).

		1	2	2 3	4	5	6	7	8
	Pin Function	MCLK	BCLK	WCLK	DIN MFP1	DOUT MFP2	MFP3/ SCLK	MFP4/ MISO	GPIO MFP5
Α	PLL Input	S ⁽¹⁾	S ⁽²⁾		Е				S ⁽³⁾
в	Codec Clock Input	S ⁽¹⁾ ,D ⁽⁴⁾	S ⁽²⁾						S ⁽³⁾
С	I ² S BCLK input		S,D						
D	I ² S BCLK output		E ⁽⁵⁾						
Е	I ² S WCLK input			E, D					
F	I ² S WCLK output			Е					
G	I ² S ADC word clock input						Е		E
н	I ² S ADC WCLK out							E	E
I	I ² S DIN				E, D				
J	I ² S DOUT					E, D			
к	General Purpose Output I					E			
к	General Purpose Output II							E	
к	General Purpose Output III								E
L	General Purpose Input I				Е				
L	General Purpose Input II						Е		
L	General Purpose Input III								E
М	INT1 output					E		E	E
Ν	INT2 output					E		E	E
Q	Secondary I ² S BCLK input						Е		E
R	Secondary I ² S WCLK in						Е		E
S	Secondary I ² S DIN						Е		E
т	Secondary I ² S DOUT							E	
U	Secondary I ² S BCLK OUT					E		E	E
v	Secondary I ² S WCLK OUT					E		E	E
w	Reserved								
Х	Aux Clock Output					E		E	E

(1) $S_{(0)}^{(1)}$: The MCLK pin can drive the PLL and Codec Clock inputs **simultaneously**.

(2) $S^{(2)}_{(2)}$: The BCLK pin can drive the PLL and Codec Clock and audio interface bit clock inputs **simultaneously**.

(3) S⁽³⁾: The GPIO/MFP5 pin can drive the PLL and Codec Clock inputs simultaneously.

(4) D: Default Function

(5) E: The pin is exclusively used for this function, no other function can be implemented with the same pin. (If GPIO/MFP5 has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time.)

10.3.1.2 Analog Pins

Analog functions can also be configured to a large degree. Analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.



10.3.2 Analog Audio I/O

The analog IO path of the PCM3070 features a large set of options for signal conditioning as well as signal routing:

- 6 analog inputs which can be mixed and-or multiplexed in single-ended and-or differential configuration
- 2 programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- 2 mixer amplifiers for analog bypass
- 2 low power analog bypass channels
- Mute function
- Automatic gain control (AGC)
- Channel-to-channel phase adjustment
- Fast charge of ac-coupling capacitors
- Anti thump

10.3.2.1 Analog Bypass

The PCM3070 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed from an analog input pin to an amplifier driving an analog output pin. Neither the ADC nor the DAC resources are required for such operation.

In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs INL to the left headphone amplifier (HPL) and INR to HPR.

10.3.2.2 ADC Bypass Using Mixer Amplifiers

In addition to the analog bypass mode, another bypass mode uses the programmable gain amplifiers of the input stage in conjunction with a mixer amplifier. With this mode, low-level signals can be amplified and routed to the line or headphone outputs, fully bypassing the ADC and DAC.

To enable this mode, the mixer amplifiers are powered on via software command.

10.3.2.3 Headphone Output

The stereo headphone drivers on pins HPL and HPR can drive loads with impedances down to 16Ω in singleended AC-coupled headphone configurations, or loads down to 32Ω in differential mode, where a speaker is connected between HPL and HPR. In single-ended drive configuration these drivers can drive up to 15mW power into each headphone channel while operating from 1.8V analog supplies. While running from the AVdd supply, the output common-mode of the headphone driver is set by the common-mode setting of analog inputs in Page 1 / Register 10, Bit D6, to allow maximum utilization of the analog supply range while simultaneously providing a higher output-voltage swing. In cases when higher output-voltage swing is required, the headphone amplifiers can run directly from the higher supply voltage on LDOIN input (up to 3.6V). To use the higher supply voltage for higher output signal swing, the output common-mode can be adjusted to either 1.25V, 1.5V or 1.65V by configuring Page 1 / Register 10, Bits D5-D4. When the common-mode voltage is configured at 1.65V and LDOIN supply is 3.3V, the headphones can each deliver up to 40mW power into a 16 Ω load.

The headphone drivers are capable of driving a mixed combination of DAC signal and bypass from analog input INL and INR by configuring Page 1 / Register 12 and Page 1 / Register 13 respectively. The analog input signals can be attenuated up to 72dB before routing by configuring Page 1 / Register 22 and 23. The level of the DAC signal can be controlled using the digital volume control of the DAC in Page 0, Reg 65 and 66. To control the output-voltage swing of headphone drivers, the digital volume control provides a range of –6.0dB to +29.0dB(6) in steps of 1dB. These can be configured by programming Page 1 / Register 16 and 17. These level controls are not meant to be used as dynamic volume control, but more to set output levels during initial device configuration.

10.3.2.4 Line Outputs

The stereo line level drivers on LOL and LOR pins can drive a wide range of line level resistive impedances in the range of 600Ω to $10k\Omega$. The output common modes of line level drivers can be configured to equal either the analog input common-mode setting, or 1.65V. With output common-mode setting of 1.65V and DRVdd_HP supply at 3.3V the line-level drivers can drive up to 1Vrms output signal. The line-level drivers can drive out a mixed combination of DAC signal and attenuated ADC PGA signal. Signal mixing is register-programmable.

PCM3070 ZHCS094A-SEPTEMBER 2008-REVISED NOVEMBER 2014

10.3.3 ADC

The PCM3070 includes a stereo audio ADC, which uses a delta-sigma modulator with a programmable oversampling ratio, followed by a digital decimation filter. The stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required.

The ADC path of the PCM3070 features a large set of options for signal conditioning as well as signal routing:

- Two ADCs
- Six analog inputs which can be mixed and-or multiplexed in single-ended and-or differential configuration
- Two programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- Two mixer amplifiers for analog bypass
- Two analog bypass channels
- Fine gain adjustment of digital channels with 0.1dB step size
- Digital volume control with a range of -12 to +20dB
- Mute function
- Automatic gain control (AGC)

In addition to the standard set of ADC features the PCM3070 also offers the following special functions:

- Channel-to-channel phase adjustment
- Fast charge of ac-coupling capacitors
- Anti thump
- Adaptive filter mode

10.3.3.1 ADC Processing

The PCM3070 offers a range of processing blocks which implement various signal processing capabilities along with decimation filtering. These processing blocks give users the choice of how much and what type of signal processing they may use and which decimation filter is applied.

10.3.3.1.1 ADC Processing Blocks

The PCM3070 offers a range of processing blocks which implement various signal processing capabilities along with decimation filtering. These processing blocks give users the choice of how much and what type of signal processing they may use and which decimation filter is applied.

表 2 gives an overview of the available processing blocks and their properties.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- Variable-tap FIR filter
- AGC

The processing blocks are tuned for common cases and can achieve high anti-alias filtering or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first order IIR, BiQuad and FIR filters have fully user-programmable coefficients. The Resource Class Column (RC) gives an approximate indication of power consumption.



PCM3070 ZHCS094A-SEPTEMBER 2008-REVISED NOVEMBER 2014

				0			
Processing Blocks	Channel	Decimation Filter	1st Order IIR Available	Number BiQuads	FIR	Required AOSR Value	Resource Class
PRB_R1 ⁽¹⁾	Stereo	А	Yes	0	No	128,64	6
PRB_R2	Stereo	А	Yes	5	No	128,64	8
PRB_R3	Stereo	А	Yes	0	25-Tap	128,64	8
PRB_R4	Right	А	Yes	0	No	128,64	3
PRB_R5	Right	А	Yes	5	No	128,64	4
PRB_R6	Right	А	Yes	0	25-Tap	128,64	4
PRB_R7	Stereo	В	Yes	0	No	64	3
PRB_R8	Stereo	В	Yes	3	No	64	4
PRB_R9	Stereo	В	Yes	0	20-Tap	64	4
PRB_R10	Right	В	Yes	0	No	64	2
PRB_R11	Right	В	Yes	3	No	64	2
PRB_R12	Right	В	Yes	0	20-Tap	64	2
PRB_R13	Stereo	С	Yes	0	No	32	3
PRB_R14	Stereo	С	Yes	5	No	32	4
PRB_R15	Stereo	С	Yes	0	25-Tap	32	4
PRB_R16	Right	С	Yes	0	No	32	2
PRB_R17	Right	С	Yes	5	No	32	2
PRB_R18	Right	С	Yes	0	25-Tap	32	2

表 2. ADC Processing Blocks

(1) Default

For more detailed information see the PCM3070 Application Reference Guide, SLAU332.

10.3.4 DAC

The PCM3070 includes a stereo audio DAC supporting data rates from 8kHz to 192kHz. Each channel of the stereo audio DAC consists of a signal-processing engine with fixed processing blocks, a programmable miniDSP, a digital interpolation filter, multi-bit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20kHz. To handle multiple input rates and optimize performance, the PCM3070 allows the system designer to program the oversampling rates over a wide range from 1 to 1024. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

The PCM3070 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the sigma-delta modulator. The interpolation filter can be chosen from three different types depending on required frequency response, group delay and sampling rate.

The DAC path of the PCM3070 features many options for signal conditioning and signal routing:

- 2 headphone amplifiers
 - Usable in single-ended or differential mode
 - Analog volume setting with a range of -6 to +29dB
- 2 line-out amplifiers
 - Usable in single-ended or differential mode
 - Analog volume setting with a range of -6 to +29dB
- Digital volume control with a range of -63.5 to +24dB
- Mute function
- Dynamic range compression (DRC)



In addition to the standard set of DAC features the PCM3070 also offers the following special features:

- Built in sine wave generation (beep generator)
- Digital auto mute
- Adaptive filter mode

10.3.4.1 DAC Processing Blocks — Overview

The PCM3070 implements signal processing capabilities and interpolation filtering via processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

表 3 gives an overview over all available processing blocks of the DAC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biquad filters
- 3D Effect
- Beep Generator

The processing blocks are tuned for typical cases and can achieve high image rejection or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients. The Resource Class Column (RC) gives an approximate indication of power consumption.

Processing Block No.	Interpolation Filter	Channel	1st Order IIR Available	Num. of Biquads	DRC	3D	Beep Generator
PRB_P1 ⁽¹⁾	A	Stereo	No	3	No	No	No
PRB_P2	A	Stereo	Yes	6	Yes	No	No
PRB_P3	A	Stereo	Yes	6	No	No	No
PRB_P4	A	Left	No	3	No	No	No
PRB_P5	A	Left	Yes	6	Yes	No	No
PRB_P6	A	Left	Yes	6	No	No	No
PRB_P7	В	Stereo	Yes	0	No	No	No
PRB_P8	В	Stereo	No	4	Yes	No	No
PRB_P9	В	Stereo	No	4	No	No	No
PRB_P10	В	Stereo	Yes	6	Yes	No	No
PRB_P11	В	Stereo	Yes	6	No	No	No
PRB_P12	В	Left	Yes	0	No	No	No
PRB_P13	В	Left	No	4	Yes	No	No
PRB_P14	В	Left	No	4	No	No	No
PRB_P15	В	Left	Yes	6	Yes	No	No
PRB_P16	В	Left	Yes	6	No	No	No
PRB_P17	С	Stereo	Yes	0	No	No	No
PRB_P18	С	Stereo	Yes	4	Yes	No	No
PRB_P19	С	Stereo	Yes	4	No	No	No
PRB_P20	С	Left	Yes	0	No	No	No
PRB_P21	С	Left	Yes	4	Yes	No	No
PRB_P22	С	Left	Yes	4	No	No	No
PRB_P23	A	Stereo	No	2	No	Yes	No
PRB_P24	A	Stereo	Yes	5	Yes	Yes	No
PRB_P25	A	Stereo	Yes	5	Yes	Yes	Yes

表 3. Overview – DAC Predefined Processing Blocks

(1) Default



For more detailed information see the PCM3070 Application Reference Guide, SLAU332.

10.3.5 Digital Audio IO Interface

Audio data is transferred between the host processor and the PCM3070 via the digital audio data serial interface, or audio bus. The audio bus on this device is very flexible, including left or right-justified data options, support for I2S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master/slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.

The audio bus of the PCM3070 can be configured for left or right-justified, I2S, DSP, or TDM modes of operation, where communication with standard PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring Page 0, Register 27, D(5:4). In addition, the word clock and bit clock can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies.

The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in Master mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider in Page 0, Register 30. The number of bit-clock pulses in a frame may need adjustment to accommodate various word-lengths as well as to support the case when multiple PCM3070s may share the same audio bus.

The PCM3070 also includes a feature to offset the position of start of data transfer with respect to the wordclock. This offset can be controlled in terms of number of bit-clocks and can be programmed in Page 0, Register 28.

The PCM3070 also has the feature of inverting the polarity of the bit-clock used for transferring the audio data as compared to the default clock polarity used. This feature can be used independently of the mode of audio interface chosen. This can be configured via Page 0, Register 29, D(3).

The PCM3070 further includes programmability (Page 0, Register 27, D0) to place the DOUT line into a hi-Z (3state) condition during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the pins associated with the interface are put into a hi-Z output condition.

By default when the word-clocks and bit-clocks are generated by the PCM3070, these clocks are active only when the codec (ADC, DAC or both) are powered up within the device. This is done to save power. However, it also supports a feature when both the word clocks and bit-clocks can be active even when the codec in the device is powered down. This is useful when using the TDM mode with multiple codecs on the same bus, or when word-clock or bit-clocks are used in the system as general-purpose clocks.

10.3.6 Clock Generation and PLL

The PCM3070 supports a wide range of options for generating clocks for the ADC and DAC sections as well as interface and other control blocks. The clocks for ADC and DAC require a source reference clock. This clock can be provided on variety of device pins such as MCLK, BCLK or GPI pins. The CODEC_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for ADC, DAC and the miniDSP sections. In the event that the desired audio or miniDSP clocks cannot be generated from the reference clocks on MCLK BCLK or GPIO, the PCM3070 also provides the option of using the on-chip PLL which supports a wide range of fractional multiplication values to generate the required clocks. Starting from CODEC_CLKIN the PCM3070 provides several programmable clock dividers to help achieve a variety of sampling rates for ADC, DAC and clocks for the miniDSP.

For more detailed information see the PCM3070 Application Reference Guide, SLAU332.

10.3.7 Control Interfaces

The PCM3070 control interface supports SPI or I²C communication protocols, with the protocol selectable using the SPI_SELECT pin. For SPI, SPI_SELECT should be tied high; for I²C, SPI_SELECT should be tied low. Changing the state of SPI_SELECT during device operation is not recommended.



10.3.7.1 ²C Control

The PCM3070 supports the I^2C control protocol, and will respond to the I^2C address of 0011000. I^2C is a twowire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the I^2C bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This circuit prevents two devices from conflicting; if two devices drive the bus simultaneously, there is no driver contention.

10.3.7.2 SPI Control

In the SPI control mode, the PCM3070 uses the pins SCL/SS as SS, SCLK as SCLK, MISO as MISO, SDA/MOSI as MOSI; a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the PCM3070) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI pin under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI pin, a byte shifts out on the MISO pin to the master shift register.

For more detailed information see the PCM3070 Application Reference Guide, SLAU332.

10.4 Device Functional Modes

The following special functions are available to support advanced system requirements:

- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the PCM3070 Application Reference Guide, SLAU332.

10.4.1 MiniDSP

The PCM3070 features two miniDSP cores. The first miniDSP core is tightly coupled to the ADC, the second miniDSP core is tightly coupled to the DAC. The fully programmable algorithms for the miniDSP must be loaded into the device after power up. The miniDSPs have direct access to the digital stereo audio stream on the ADC and on the DAC side, offering the possibility for advanced, very-low group delay DSP algorithms. Each miniDSP can run up to 1152 instructions on every audio sample at a 48kHz sample rate. The two cores can run fully synchronized and can exchange data.

10.4.2 Software

Software development for the PCM3070 is supported through TI's comprehensive PurePath Studio Development Environment; a powerful, easy-to-use tool designed specifically to simplify software development on the PCM3070 miniDSP audio platform. The Graphical Development Environment consists of a library of common audio functions that can be dragged-and-dropped into an audio signal flow and graphically connected together. The DSP code can then be assembled from the graphical signal flow with the click of a mouse.

Please visit the PCM3070 product folder on www.ti.com to learn more about PurePath Studio and the latest status on available, ready-to-use DSP algorithms.



10.5 Register Map

10.5.1 Register Map Summary

Table 4. Summary of Register Map

Decimal		H	lex	DESCRIPTION
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.	
0	0	0x00	0x00	Page Select Register
0	1	0x00	0x01	Software Reset Register
0	2	0x00	0x02	Reserved Register
0	3	0x00	0x03	Reserved Register
0	4	0x00	0x04	Clock Setting Register 1, Multiplexers
0	5	0x00	0x05	Clock Setting Register 2, PLL P&R Values
0	6	0x00	0x06	Clock Setting Register 3, PLL J Values
0	7	0x00	0x07	Clock Setting Register 4, PLL D Values (MSB)
0	8	0x00	0x08	Clock Setting Register 5, PLL D Values (LSB)
0	9-10	0x00	0x09-0x0A	Reserved Register
0	11	0x00	0x0B	Clock Setting Register 6, NDAC Values
0	12	0x00	0x0C	Clock Setting Register 7, MDAC Values
0	13	0x00	0x0D	DAC OSR Setting Register 1, MSB Value
0	14	0x00	0x0E	DAC OSR Setting Register 2, LSB Value
0	15	0x00	0x0F	miniDSP_D Instruction Control Register 1
0	16	0x00	0x10	miniDSP_D Instruction Control Register 2
0	17	0x00	0x11	miniDSP_D Interpolation Factor Setting Register
0	18	0x00	0x12	Clock Setting Register 8, NADC Values
0	19	0x00	0x13	Clock Setting Register 9, MADC Values
0	20	0x00	0x14	ADC Oversampling (AOSR) Register
0	21	0x00	0x15	miniDSP_A Instruction Control Register 1
0	22	0x00	0x16	miniDSP_A Instruction Control Register 2
0	23	0x00	0x17	miniDSP_A Decimation Factor Setting Register
0	24	0x00	0x18	Reserved Register
0	25	0x00	0x19	Clock Setting Register 10, Multiplexers
0	26	0x00	0x1A	Clock Setting Register 11, CLKOUT M divider value
0	27	0x00	0x1B	Audio Interface Setting Register 1
0	28	0x00	0x1C	Audio Interface Setting Register 2, Data offset setting
0	29	0x00	0x1D	Audio Interface Setting Register 3
0	30	0x00	0x1E	Clock Setting Register 12, BCLK N Divider
0	31	0x00	0x1F	Audio Interface Setting Register 4, Secondary Audio Interface
0	32	0x00	0x20	Audio Interface Setting Register 5
0	33	0x00	0x21	Audio Interface Setting Register 6
0	34	0x00	0x22	Digital Interface Misc. Setting Register
0	35	0x00	0x23	Reserved Register
0	36	0x00	0x24	ADC Flag Register
0	37	0x00	0x25	DAC Flag Register 1
0	38	0x00	0x26	DAC Flag Register 2
0	39-41	0x00	0x27-0x29	Reserved Register
0	42	0x00	0x2A	Sticky Flag Register 1
0	43	0x00	0x2B	Interrupt Flag Register 1
0	44	0x00	0x2C	Sticky Flag Register 2
0	45	0x00	0x2D	Sticky Flag Register 3



Register Map (continued)

Decimal Hex		ex	DESCRIPTION		
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.		
0	46	0x00	0x2E	Interrupt Flag Register 2	
0	47	0x00	0x2F	Interrupt Flag Register 3	
0	48	0x00	0x30	INT1 Interrupt Control Register	
0	49	0x00	0x31	INT2 Interrupt Control Register	
0	50-51	0x00	0x32-0x33	Reserved Register	
0	52	0x00	0x34	GPIO/MFP5 Control Register	
0	53	0x00	0x35	DOUT/MFP2 Function Control Register	
0	54	0x00	0x36	DIN/MFP1 Function Control Register	
0	55	0x00	0x37	MISO/MFP4 Function Control Register	
0	56	0x00	0x38	SCLK/MFP3 Function Control Register	
0	57-59	0x00	0x39-0x3B	Reserved Registers	
0	60	0x00	0x3C	DAC Signal Processing Block Control Register	
0	61	0x00	0x3D	ADC Signal Processing Block Control Register	
0	62	0x00	0x3E	miniDSP_A and miniDSP_D Configuration Register	
0	63	0x00	0x3F	DAC Channel Setup Register 1	
0	64	0x00	0x40	DAC Channel Setup Register 2	
0	65	0x00	0x41	Left DAC Channel Digital Volume Control Register	
0	66	0x00	0x42	Right DAC Channel Digital Volume Control Register	
0	67	0x00	0x43	Headset Detection Configuration Register	
0	68	0x00	0x44	DRC Control Register 1	
0	69	0x00	0x45	DRC Control Register 2	
0	70	0x00	0x46	DRC Control Register 3	
0	71	0x00	0x47	Beep Generator Register 1	
0	72	0x00	0x48	Beep Generator Register 2	
0	73	0x00	0x49	Beep Generator Register 3	
0	74	0x00	0x4A	Beep Generator Register 4	
0	75	0x00	0x4B	Beep Generator Register 5	
0	76	0x00	0x4C	Beep Generator Register 6	
0	77	0x00	0x4D	Beep Generator Register 7	
0	78	0x00	0x4E	Beep Generator Register 8	
0	79	0x00	0x4F	Beep Generator Register 9	
0	80	0x00	0x50	Reserved Register	
0	81	0x00	0x51	ADC Channel Setup Register	
0	82	0x00	0x52	ADC Fine Gain Adjust Register	
0	83	0x00	0x53	Left ADC Channel Volume Control Register	
0	84	0x00	0x54	Right ADC Channel Volume Control Register	
0	85	0x00	0x55	ADC Phase Adjust Register	
0	86	0x00	0x56	Left Channel AGC Control Register 1	
0	87	0x00	0x57	Left Channel AGC Control Register 2	
0	88	0x00	0x58	Left Channel AGC Control Register 3	
0	89	0x00	0x59	Left Channel AGC Control Register 4	
0	90	0x00	0x5A	Left Channel AGC Control Register 5	
0	91	0x00	0x5B	Left Channel AGC Control Register 6	
0	92	0x00	0x5C	Left Channel AGC Control Register 7	
0	93	0x00	0x5D	Left Channel AGC Control Register 8	



Register Map (continued)

Decimal		н	ex	DESCRIPTION		
PAGE NO. REG. NO.		PAGE NO. REG. NO.				
0	94	0x00	0x5E	Right Channel AGC Control Register 1		
0	94 95	0x00	0x5E 0x5F	Right Channel AGC Control Register 2		
0	96	0x00	0x60	Right Channel AGC Control Register 3		
0	90 97	0x00	0x61	Right Channel AGC Control Register 3		
0	98	0x00	0x62	Right Channel AGC Control Register 5		
0	99	0x00	0x62 0x63	Right Channel AGC Control Register 6		
0	100	0x00	0x64	Right Channel AGC Control Register 7		
0	100	0x00	0x65	Right Channel AGC Control Register 8		
0	101	0x00	0x66	DC Measurement Register 1		
0	102	0x00	0x67	DC Measurement Register 1		
0	103	0x00	0x67 0x68			
-	104	0x00	0x69	Left Channel DC Measurement Output Register 1		
0				Left Channel DC Measurement Output Register 2		
0	106	0x00	0x6A	Left Channel DC Measurement Output Register 3		
0	107	0x00	0x6B	Right Channel DC Measurement Output Register 1		
0	108	0x00	0x6C	Right Channel DC Measurement Output Register 2		
0	109	0x00	0x6D	Right Channel DC Measurement Output Register 3		
0	110-127	0x00	0x6E-0x7F	Reserved Register		
1	0	0x01	0x00	Page Select Register		
1	1	0x01	0x01	LDO Control Register		
1	2	0x01	0x02	Power Configuration Register 2		
1	3	0x01	0x03	Playback Configuration Register 1		
1	4	0x01	0x04	Playback Configuration Register 2		
1	5-8	0x01	0x05-0x08	Reserved Register		
1	9	0x01	0x09	Output Driver Power Control Register		
1	10	0x01	0x0A	Common Mode Control Register		
1	11	0x01	0x0B	Over Current Protection Configuration Register		
1	12	0x01	0x0C	HPL Routing Selection Register		
1	13	0x01	0x0D	HPR Routing Selection Register		
1	14	0x01	0x0E	LOL Routing Selection Register		
1	15	0x01	0x0F	LOR Routing Selection Register		
1	16	0x01	0x10	HPL Driver Gain Setting Register		
1	17	0x01	0x11	HPR Driver Gain Setting Register		
1	18	0x01	0x12	LOL Driver Gain Setting Register		
1	19	0x01	0x13	LOR Driver Gain Setting Register		
1	20	0x01	0x14	Headphone Driver Startup Control Register		
1	21	0x01	0x15	Reserved Register		
1	22	0x01	0x16	IN1L to HPL Volume Control Register		
1	23	0x01	0x17	IN1R to HPR Volume Control Register		
1	24	0x01	0x18	Mixer Amplifier Left Volume Control Register		
1	25	0x01	0x19	Mixer Amplifier Right Volume Control Register		
1	26-50	0x01	0x1A-0x32	Reserved Register		
1	51	0x01	0x33	Reserved. Do Not Use		
1	52	0x01	0x34	Left PGA Positive Terminal Input Routing Configuration Register		
1	53	0x01	0x35	Reserved Register		
1	54	0x01	0x36	Left PGA Negative Terminal Input Routing Configuration Register		
	+	+		· •		

Table 4. Summary of Register Map (continued)

Copyright © 2008–2014, Texas Instruments Incorporated



Register Map (continued)

Decimal		Hex		DESCRIPTION	
PAGE NO.	REG. NO.	PAGE NO.	REG. NO.		
1	55	0x01	0x37	Right PGA Positive Terminal Input Routing Configuration Register	
1	56	0x01	0x38	Reserved Register	
1	57	0x01	0x39	Right PGA Negative Terminal Input Routing Configuration Register	
1	58	0x01	0x3A	Floating Input Configuration Register	
1	59	0x01	0x3B	Left PGA Volume Control Register	
1	60	0x01	0x3C	Right PGA Volume Control Register	
1	61	0x01	0x3D	Reserved. Do Not Use	
1	62	0x01	0x3E	ADC Analog Volume Control Flag Register	
1	63	0x01	0x3F	DAC Analog Gain Control Flag Register	
1	64-70	0x01	0x40-0x46	Reserved Register	
1	71	0x01	0x47	Analog Input Quick Charging Configuration Register	
1	72-122	0x01	0x48-0x7A	Reserved Register	
1	123	0x01	0x7B	Reference Power-up Configuration Register	
1	124-127	0x01	0x7C-0x7F	Reserved Register	
8	0	0x08	0x00	Page Select Register	
8	1	0x08	0x01	ADC Adaptive Filter Configuration Register	
8	2-7	0x08	0x02-0x07	Reserved	
8	8-127	0x08	0x08-0x7F	ADC Coefficients Buffer-A C(0:29)	
9-16	0	0x09-0x10	0x00	Page Select Register	
9-16	1-7	0x09-0x10	0x01-0x07	Reserved	
9-16	8-127	0x09-0x10	0x08-0x7F	ADC Coefficients Buffer-A C(30:255)	
26-34	0	0x1A-0x22	0x00	Page Select Register	
26-34	1-7	0x1A-0x22	0x01-0x07	Reserved.	
26-34	8-127	0x1A-0x22	0x08-0x7F	ADC Coefficients Buffer-B C(0:255)	
44	0	0x2C	0x00	Page Select Register	
44	1	0x2C	0x01	DAC Adaptive Filter Configuration Register	
44	2-7	0x2C	0x02-0x07	Reserved	
44	8-127	0x2C	0x08-0x7F	DAC Coefficients Buffer-A C(0:29)	
45-52	0	0x2D-0x34	0x00	Page Select Register	
45-52	1-7	0x2D-0x34	0x01-0x07	Reserved.	
45-52	8-127	0x2D-0x34	0x08-0x7F	DAC Coefficients Buffer-A C(30:255)	
62-70	0	0x3E-0x46	0x00	Page Select Register	
62-70	1-7	0x3E-0x46	0x01-0x07	Reserved.	
62-70	8-127	0x3E-0x46	0x08-0x7F	DAC Coefficients Buffer-B C(0:255)	
80-114	0	0x50-0x72	0x00	Page Select Register	
80-114	1-7	0x50-0x72	0x01-0x07	Reserved.	
80-114	8-127	0x50-0x72	0x08-0x7F	miniDSP_A Instructions	
152-186	0	0x98-0xBA	0x00	Page Select Register	
152-186	1-7	0x98-0xBA	0x01-0x07	Reserved.	
152-186	8-127	0x98-0xBA	0x08-0x7F	miniDSP_D Instructions	



11 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The PCM3070 is a highly integrated stereo audio codec with integrated miniDSP and flexible digital audio interface options. It enables many different types of audio platforms having a need for stereo audio record and playback and needing to interface with other devices in the system over a digital audio interface.

11.2 Typical Application

图 19 shows a typical circuit configuration for a system using the PCM3070.




图 19. Typical Circuit Configuration

Typical Application (接下页)

11.2.1 Design Requirements

11.2.1.1 Reference Filtering Capacitor

The PCM3070 has a built-in bandgap used to generate reference voltages and currents for the device. To achieve high SNR, the reference voltage on REF should be filtered using a 10-µF capacitor from REF terminal to ground.

11.2.2 Detailed Design Procedures

11.2.2.1 Analog Input Connection

The analog inputs to PCM3070 should be ac-coupled to the device terminals to allow decoupling of signal source's common mode voltage with that of PCM3070's common mode voltage. The input coupling capacitor in combination with the selected input impedance of PCM3070 forms a high-pass filter.

$$F_{c} = 1/(2 \times \pi \times R_{eq}C_{c})$$

$$C_{c} = 1/(2 \times \pi \times R_{eq}F_{c})$$
(1)
(2)

For high fidelity audio recording application it is desirable to keep the cutoff frequency of the high pass filter as low as possible. For single-ended input mode, the equivalent input resistance Reg can be calculated as

$$R_{eq} = R_{in} \times (1 + 2g)/(1+g)$$
(3)

where g is the analog PGA gain calculated in linear terms.

$$g = 10000 \text{ x } 2^{floor(G/6)}/R_{in}$$

where G is the analog PGA gain programmed in P1_R59-R60 (in dB) and R_{in} is the value of the resistor programmed in P1_R52-R57 and assumes $R_{in} = R_{cm}$ (as defined in P1_R52-R57).

For differential input mode, R_{eq} of the half circuit can be calculated as:

 $R_{eq} = R_{in}$

where R_{in} is the value of the resistor programmed in P1_R52-R57, assuming symmetrical inputs.

When the analog signal is connected to the system through a connector such as audio jack, it is recommended

to put a pull-down resistor on the signal as shown in 🛽 20. The pulldown resistor helps keep the signal grounded and helps improve noise immunity when no source is connected to the connector. The pulldown resistor value should be chosen large enough to avoid loading of signal source.

Each analog input of the PCM3070 is capable of handling signal amplitude of 0.5 Vrms. If the input signal source can drive signals higher than the maximum value, an external resistor divider network as shown in 🛽 21 should be used to attenuate the signal to less than 0.5Vrms before connecting the signal to the device. The resistor values of the network should be chosen to provide desired attenuation as well as 公式 6.

R₁|| R₂<< R_{ea}

Signal Connector Device Analog Input Cc R_{eq}

图 20. Analog Input Connection With Pull-down Resistor



(5)

(4)





www.ti.com.cn

Typical Application (接下页)




图 21. Analog Input Connection With Resistor Divider Network

Whenever any of the analog input terminals IN1_L, IN2_L, IN3_L, IN1_R, IN2_R or IN3_R are not used in an application, it is recommended to short the unused input terminals together (if convenient) and connect them to ground using a small capacitor (example 0.1 μ F).

11.2.2.2 Analog Output Connection

The line outputs of the PCM3070 drive a signal biased around the device common mode voltage. To avoid loading the common mode with the load, it is recommended to connect the single-ended load through an accoupling capacitor. The ac-coupling capacitor in combination with the load impedance forms a high pass filter.

$$F_{c} = 1/(2 \times \pi \times R_{L}C_{c})$$

$$C_{c} = 1/(2 \times \pi \times R_{L}F_{c})$$
(8)

For high fidelity playback, the cutoff frequency of the resultant high-pass filter should be kept low. For example with R_L of 10 k Ω , using 1- μ F coupling capacitor results in a cut-off frequency of 8 Hz.

For differential lineout configurations, the load should be directly connected between the differential outputs, with no coupling capacitor.


Whenever any of the analog output terminals LOL, LOR, HPL or HPR are not used in an application, they should be left open or not connected.

PCM3070 ZHCS094A-SEPTEMBER 2008-REVISED NOVEMBER 2014

Typical Application (接下页)

11.2.3 Application Curves

23 shows the distortion performance of the PCM3070 in a system over the input amplitude range.





www.ti.com.cn

12 Power Supply Recommendations

To power up the device, a 3.3V system rail (1.9V to 3.6V) can be used. The IOVDD voltage can be in the range of 1.1V - 3.6V. Internal LDOs can generate the appropriate digital and analog core voltages when configured to do so. For maximum flexibility, the respective voltages can also be supplied externally, bypassing the built-in LDOs. To support high-output drive capabilities, the output stages of the output amplifiers can be driven from the analog core voltage or the 1.9...3.6V rail used for the LDO inputs (LDO_in).

The AVDD and LDOIN power inputs are used to power the analog circuits including analog to digital converters, digital to analog converters, programmable gain amplifiers, headphone amplifiers, etc. The analog blocks in PCM3070 have high power supply rejection ratio, however it is recommended that these supplies be powered by well regulated power supplies like low dropout regulators (LDO) for optimal performance. When these power terminals are driven from a common power source, the current drawn from the source will depend upon blocks enabled inside the device. However as an example when all the internal blocks powered are enabled the source should be able to deliver 150mA of current.

The DVDD powers the digital core of PCM3070, including the miniDSP, the audio serial interface, control interfaces (SPI or I2C), clock generation and PLL. The DVDD power can be driven by high efficiency switching regulators or low drop out regulators. When the miniDSP_A and miniDSP_D are enabled in programmable mode and operated at peak frequencies, the supply source should be able to able to deliver approx 100mA of current. When the PRB modes are used instead of programmable miniDSP mode, then the peak current load on DVDD supply source could be approximately 20 mA.

The IOVDD powers the digital input and digital output buffers of PCM3070. The current consumption of this power depends on configuration of digital terminals as inputs or outputs. When the digital terminals are configured as outputs, the current consumption would depend on switching frequency of the signal and the load on the output terminal, which depends on board design and input capacitance of other devices connected to the signal.

Refer to 🛽 19 for recommendations on decoupling capacitors.

For more detailed information see the PCM3070 Application Reference Guide, SLAU332.

13 Layout

13.1 Layout Guidelines

Each system design and PCB layout is unique. The layout should be carefully reviewed in the context of a specific PCB design. However, the following guidelines can optimize PCM3070 performance:

- Connect the thermal pad to ground.
- The decoupling capacitors for the power supplies should be placed close to the device terminals. 图 19 shows the recommended decoupling capacitors for the PCM3070.
- The PCM3070 internal voltage references must be filtered using external capacitors. Place the filter capacitors on REF near the device terminals for optimal performance.
- For analog differential audio signals, the signals should be routed differentially on the PCB for better noise immunity. Avoid crossing of digital and analog signals to avoid undesirable crosstalk.

ZHCS094A - SEPTEMBER 2008 - REVISED NOVEMBER 2014



www.ti.com.cn

13.2 Layout Example




图 24. Layout

Example layout views can be found in the EVM User Guide:

http://www.ti.com/tool/PCM3070RHBEVM-K



www.ti.com.cn

14 器件和文档支持

14.1 文档支持

14.1.1 相关文档

《PCM3070 应用参考指南》, SLAU332。

14.2 商标

All trademarks are the property of their respective owners.

14.3 静电放电警告

伤。

这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损

14.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

15 机械封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本 文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PCM3070IRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PCM3070 I	Samples
PCM3070IRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PCM3070 I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

27-Oct-2023



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM3070IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
PCM3070IRHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM3070IRHBR	VQFN	RHB	32	3000	346.0	346.0	33.0
PCM3070IRHBT	VQFN	RHB	32	250	210.0	185.0	35.0

RHB 32

5 x 5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RHB0032E



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RHB0032E

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RHB0032E

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司