

# PCM175x 24 位、192kHz 采样、增强型多级、 $\Delta$ - $\Sigma$ 、音频数模转换器

## 1 特性

- 24 位分辨率
- 模拟性能 ( $V_{CC} = 5V$ )
  - 动态范围: 106dB
  - SNR: 106dB (典型值)
  - THD+N: 0.002% (典型值)
  - 满量程输出:  $4V_{PP}$  (典型值)
- 4x 或 8x 过采样数字滤波器
  - 阻带衰减: -50dB
  - 通带纹波:  $\pm 0.04dB$
- 采样频率: 5kHz 至 200kHz
- 系统时钟: 128  $f_S$ 、192  $f_S$ 、256  $f_S$ 、384  $f_S$ 、512  $f_S$ 、768  $f_S$ 、1152  $f_S$ , 且具有自动检测功能
- 硬件控制 (PCM1754)
  - I<sup>2</sup>S 和 16 位字, 右平衡
  - 44.1kHz 数字去加重功能
  - 软静音
  - 适用于 L/R 通道共模输出的零标志
- 电源: 5V 单电源
- 小型 16 引线 SSOP 封装, 无铅

## 2 应用

- A/V 接收器
- HDTV 接收器
- 车载音频系统
- 需要 24 位音频的应用

## 3 说明

PCM1753、PCM1754 和 PCM1755 (PCM175x) 器件是基于 TI 增强型  $\Delta$ - $\Sigma$  架构的立体声数模转换器 (DAC)。这一增强型架构使用四阶噪声整形和 8 阶振幅量化, 可实现出色的动态性能并提升时钟抖动耐受度。得益于具有符合行业标准的音频数据格式以及 16 位和 24 位数据的器件支持, PCM175x 器件可轻松与音频 DSP 和解码器芯片连接。可在硬件模式下或通过全套用户可编程的功能 (可通过支持寄存器写入功能的三线串行控制接口访问) 控制 PCM175x 器件。


PCM1753 与 PCM1748、PCM1742 和 PCM1741 引脚兼容, 引脚 5 除外。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
PCM1753	SSOP (16)	3.90mm x 4.90mm
PCM1754		
PCM1755		

(1) 如需了解所有可用封装, 请参阅数据表末尾的封装选项附录。

功能方框图



## 目录

<b>1</b>	特性 .....	1	8.4	Device Functional Modes .....	17
<b>2</b>	应用 .....	1	8.5	Programming .....	18
<b>3</b>	说明 .....	1	8.6	Register Maps .....	19
<b>4</b>	修订历史记录 .....	2	<b>9</b>	<b>Application and Implementation</b> .....	<b>24</b>
<b>5</b>	<b>Device Comparison Table</b> .....	<b>3</b>	9.1	Application Information .....	24
<b>6</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	9.2	Typical Application .....	24
<b>7</b>	<b>Specifications</b> .....	<b>4</b>	<b>10</b>	<b>Power Supply Recommendations</b> .....	<b>29</b>
7.1	Absolute Maximum Ratings .....	4	<b>11</b>	<b>Layout</b> .....	<b>29</b>
7.2	ESD Ratings .....	4	11.1	Layout Guidelines .....	29
7.3	Recommended Operating Conditions .....	4	11.2	Layout Example .....	29
7.4	Thermal Information .....	4	<b>12</b>	器件和文档支持 .....	<b>31</b>
7.5	Electrical Characteristics .....	5	12.1	相关文档 .....	31
7.6	System Clock Input Timing .....	6	12.2	相关链接 .....	31
7.7	Audio Interface Timing .....	6	12.3	接收文档更新通知 .....	31
7.8	Control Interface Timing Requirements .....	7	12.4	社区资源 .....	31
7.9	Typical Characteristics .....	8	12.5	商标 .....	31
<b>8</b>	<b>Detailed Description</b> .....	<b>12</b>	12.6	静电放电警告 .....	31
8.1	Overview .....	12	12.7	Glossary .....	31
8.2	Functional Block Diagram .....	12	<b>13</b>	机械、封装和可订购信息 .....	<b>31</b>
8.3	Feature Description .....	12			

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。



<b>Changes from Revision D (August 2015) to Revision E</b>	<b>Page</b>
• Added text to pin 11 description to clarify operation for PCM1755 .....	3
• Added text to pin 12 description to clarify operation for PCM1755 .....	3
• Added new row for PCM1755 temperature range to <i>Absolute Maximum Ratings</i> table .....	4
• Changed location of operating temperature from <i>Electrical Characteristics</i> table to <i>Recommended Operating Conditions</i> table .....	4
• Changed operating temperature MAX value for PCM1753 and PCM1754 from 105°C to 85°C in the <i>Recommended Operating Conditions</i> table .....	4
• Added new row for PCM1755 temperature range to the <i>Recommended Operating Conditions</i> table .....	4
• Changed output voltage value from MIN to TYP in the <i>Electrical Characteristics</i> table .....	6
• Changed center voltage value from MIN to TYP in the <i>Electrical Characteristics</i> table .....	6

<b>Changes from Revision C (February 2009) to Revision D</b>	<b>Page</b>
• 已添加 添加了 <i>ESD</i> 额定值表、建议运行条件表、特性说明部分、器件功能模式、应用和实施部分、电源建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分 .....	1

## 5 Device Comparison Table

FEATURE	PCM1753, PCM1755	PCM1754
Audio data interface format	I <sup>2</sup> S, standard, left-justified	I <sup>2</sup> S, standard
Audio data bit length	16-bit, 18-bit, 20-bit, and 24-bit selectable	16-bit and 24-bit I <sup>2</sup> S, 16-bit standard
Audio data format	MSB first, 2's complement	

## 6 Pin Configuration and Functions

**PCM1753, PCM1755 DBQ Package  
16-Pin SSOP  
Top View**

**PCM1754 DBQ Package  
16-Pin SSOP  
Top View**


### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	PCM1753, PCM1755	PCM1754		
AGND	9	9	—	Analog ground
BCK	1	1	I	Audio-data bit-clock input
DATA	2	2	I	Audio-data digital input
DEMP	-	13	I	De-emphasis control
DGND	4	4	—	Digital ground
FMT	-	15	I	Data format select
LRCK	3	3	I	L-channel and R-channel audio data latch enable input
MC	14	-	I	Mode control clock input
MD	13	-	I	Mode control data input
ML	15	-	I	Mode control latch input
MUTE	-	14	I	Analog mixing control
NC	5	5	—	No connection
SCK	16	16	I	System clock input
TEST	-	12	I	Test pin, ground or open
VCC	6	6	—	Analog power supply, 5 V
VCOM	10	10	—	Common voltage decoupling
VOU TL	7	7	O	Analog output for L-channel
VOU TR	8	8	O	Analog output for R-channel
ZEROR/ZEROA	11	11	O	Zero flag output for R-channel / Zero flag output for L-/R-channel. Open-drain output for PCM1755.
ZEROL/NA	12	-	O	Zero flag output for L-channel / Not assigned. Open-drain output for PCM1755.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	V <sub>CC</sub>	-0.3	6.5	V
Ground voltage differences	AGND, DGND		±0.1	V
Input voltage		-0.3	6.5	V
Input current (any pins except supplies)			±10	mA
Ambient temperature under bias	PCM1753, PCM1754	-40	85	°C
	PCM1755	-25	85	
Junction temperature			150	°C
Storage temperature, T <sub>stg</sub>		-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
T <sub>A</sub>	Operating temperature	PCM1753, PCM1754		85	°C
		PCM1755		85	

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		PCM175x	UNIT
		DBQ (SSOP)	
		16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	104.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	53	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	46.9	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	10.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	46.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 7.5 Electrical Characteristics

 all specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , and 24-bit data (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			24		Bits
<b>DATA FORMAT</b>						
$f_S$	Sampling frequency		5		200	kHz
	System clock frequency		128 $f_S$ 192 $f_S$ 256 $f_S$ 384 $f_S$ 512 $f_S$ 768 $f_S$ 1152 $f_S$			kHz
<b>DIGITAL INPUT/OUTPUT</b>						
	Logic family		TTL compatible			
$V_{IH}$	Input logic level, high		2			VDC
$V_{IL}$	Input logic level, low				0.8	VDC
$I_{IH}$	Input logic current, high (SCK, BCK, DATA, and LRCK pins)	$V_{IN} = V_{CC}$			10	$\mu\text{A}$
$I_{IL}$	Input logic current, low (SCK, BCK, DATA, and LRCK pins)	$V_{IN} = 0\text{ V}$			-10	$\mu\text{A}$
$I_{IH}$	Input logic current, high (TEST, DEMP, MUTE, and FMT pins)	$V_{IN} = V_{CC}$		65	100	$\mu\text{A}$
$I_{IL}$	Input logic current, low (TEST, DEMP, MUTE, and FMT pins)	$V_{IN} = 0\text{ V}$			-10	$\mu\text{A}$
$V_{OH}$	Output logic level, high (ZEROA pin)	$I_{OH} = -1\text{ mA}$	2.4			VDC
$V_{OL}$	Output logic level, low (ZEROA pin)	$I_{OL} = 1\text{ mA}$			0.4	VDC
<b>DYNAMIC PERFORMANCE</b> <sup>(1)(2)</sup>						
	THD+N at $V_{OUT} = 0\text{ dB}$	$f_S = 44.1\text{ kHz}$		0%	0.01%	
		$f_S = 96\text{ kHz}$		0%		
		$f_S = 192\text{ kHz}$		0%		
	THD+N at $V_{OUT} = -60\text{ dB}$	$f_S = 44.1\text{ kHz}$		0.65%		
		$f_S = 96\text{ kHz}$		0.80%		
		$f_S = 192\text{ kHz}$		0.95%		
	Dynamic range	EIAJ, A-weighted, $f_S = 44.1\text{ kHz}$	100	106		dB
		A-weighted, $f_S = 96\text{ kHz}$		104		
		A-weighted, $f_S = 192\text{ kHz}$		102		
	Signal-to-noise ratio	EIAJ, A-weighted, $f_S = 44.1\text{ kHz}$	100	106		dB
		A-weighted, $f_S = 96\text{ kHz}$		104		
		A-weighted, $f_S = 192\text{ kHz}$		102		
	Channel separation	$f_S = 44.1\text{ kHz}$	97	103		dB
		$f_S = 96\text{ kHz}$		101		
		$f_S = 192\text{ kHz}$		100		
	Level linearity error	$V_{OUT} = -90\text{ dB}$		$\pm 0.5$		dB
<b>DC ACCURACY</b>						
	Gain error			$\pm 1$	$\pm 6$	% of FSR
	Gain mismatch, channel-to-channel			$\pm 1$	$\pm 3$	% of FSR
	Bipolar zero error	$V_{OUT} = 0.5 V_{CC}$ at BPZ		$\pm 30$	$\pm 60$	mV

(1) Analog performance specifications are measured using the System Two™ Cascade audio measurement system by Audio Precision™ in the averaging mode.

 (2) Conditions in 192-kHz operation are system clock =  $128 f_S$  and oversampling rate =  $64 f_S$  of register 18.

## Electrical Characteristics (continued)

 all specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , and 24-bit data (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG OUTPUT</b>						
	Output voltage	Full scale (0 dB)		80% of $V_{CC}$		$V_{PP}$
	Center voltage			50% of $V_{CC}$		VDC
	Load impedance	AC-coupled load	5			$k\Omega$
<b>DIGITAL FILTER PERFORMANCE</b>						
<b>FILTER CHARACTERISTICS (SHARP ROLLOFF)</b>						
	Pass band	$\pm 0.04\text{ dB}$			$0.454 f_S$	
	Stop band		$0.546 f_S$			
	Pass-band ripple				$\pm 0.04$	dB
	Stop-band attenuation	Stop band = $0.546 f_S$	$-50$			dB
<b>ANALOG FILTER PERFORMANCE</b>						
	Frequency response	At 20 kHz		$-0.03$		dB
		At 44 kHz		$-0.2$		
<b>POWER SUPPLY REQUIREMENTS<sup>(2)</sup></b>						
$I_{CC}$	Supply current	$f_S = 44.1\text{ kHz}$		16	21	mA
		$f_S = 96\text{ kHz}$		25		
		$f_S = 192\text{ kHz}$		30		
	Power dissipation	$f_S = 44.1\text{ kHz}$		80	105	mW
		$f_S = 96\text{ kHz}$		125		
		$f_S = 192\text{ kHz}$		150		
<b>TEMPERATURE</b>						
$R_{\theta JA}$	Thermal Resistance	16-pin DBQ		104.1		$^\circ\text{C/W}$

## 7.6 System Clock Input Timing

 for more information, see the [System Clock Input](#) section

			MIN	NOM	MAX	UNIT
$t_{(SCKH)}$	System clock pulse duration, high	See <a href="#">Figure 20</a> .	7			ns
$t_{(SCKL)}$	System clock pulse duration, low		7			ns
$t_{(SCY)}$	System clock pulse cycle time		See <sup>(1)</sup>			ns

 (1)  $1/128 f_S$ ,  $1/256 f_S$ ,  $1/384 f_S$ ,  $1/512 f_S$ ,  $1/768 f_S$ , or  $1/1152 f_S$ .

## 7.7 Audio Interface Timing

 for more information, see the [Audio Data Formats and Timing](#) section

			MIN	MAX	UNIT
$t_{(BCY)}$	BCK pulse cycle time	See <a href="#">Figure 22</a> .	$1/(32 f_S)$ $1/(48 f_S)$ $1/(64 f_S)$ <sup>(1)</sup>		
$t_{(BCH)}$	BCK high-level time		35		ns
$t_{(BCL)}$	BCK low-level time		35		ns
$t_{(BL)}$	BCK rising edge to LRCK edge		10		ns
$t_{(LB)}$	LRCK falling edge to BCK rising edge		10		ns
$t_{(DS)}$	DATA setup time		10		ns
$t_{(DH)}$	DATA hold time		10		ns

 (1)  $f_S$  is the sampling frequency (for example, 44.1 kHz, 48 kHz, 96 kHz, and so on).


### 7.8 Control Interface Timing Requirements

these timing parameters are critical for proper control port operation

		MIN	NOM	MAX	UNIT
$t_{(MCY)}$	MC pulse cycle time	100			ns
$t_{(MCL)}$	MC low-level time	50			ns
$t_{(MCH)}$	MC high-level time	50			ns
$t_{(MCH)}$	ML high-level time	See <sup>(1)</sup>			ns
$t_{(MLS)}$	ML falling edge to MC rising edge	20			ns
$t_{(MLH)}$	ML hold time <sup>(2)</sup>	20			ns
$t_{(MDH)}$	MD hold time	15			ns
$t_{(MCS)}$	MD setup time	20			ns

3

- (1)  $256 \times f_S$  seconds (min);  $f_S$ : sampling rate.
- (2) MC rising edge for LSB to ML rising edge.



**Figure 1. Control Interface Timing**

## 7.9 Typical Characteristics

### 7.9.1 Digital Filter (De-Emphasis Off)

all specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , and 24-bit data, (unless otherwise noted)




Figure 2. Frequency Response, Sharp Rolloff




Figure 3. Pass-Band Ripple, Sharp Rolloff




Figure 4. Frequency Response, Slow Rolloff




Figure 5. Transition Characteristics, Slow Rolloff




Figure 6. De-Emphasis Level vs Frequency





Figure 7. De-Emphasis Error vs Frequency




**Digital Filter (De-Emphasis Off) (continued)**


all specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $f_S = 44.1\text{ kHz}$ , system clock =  $384 f_S$ , and 24-bit data, (unless otherwise noted)




**Figure 8. De-Emphasis Level vs Frequency**



**Figure 9. De-Emphasis Error vs Frequency**







**Figure 10. De-Emphasis Level vs Frequency**



**Figure 11. De-Emphasis Error vs Frequency**





### 7.9.2 Analog Dynamic Performance (Supply Voltage Characteristics)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $f_S = 44.1\text{ kHz}$ , system clock =  $384\text{ f}_S$ , and 24-bit data, (unless otherwise noted)



### 7.9.3 Analog Dynamic Performance (Temperature Characteristics)

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $f_S = 44.1\text{ kHz}$ , system clock =  $384\text{ f}_S$ , and 24-bit data, (unless otherwise noted)




## 8 Detailed Description

### 8.1 Overview

The PCM175x devices are stereo digital-to-analog converters (DACs) based on TI's enhanced delta-sigma architecture which employ 4th-order noise shaping and 8-level amplitude quantization to achieve excellent dynamic performance and improved clock jitter tolerance. The PCM175x devices easily interface with audio DSP and decoder chips because of the devices' support of industry-standard audio data formats with 16- and 24-bit data. The PCM175x devices can be controlled in a hardware mode, or a full set of user-programmable functions is accessible through a three-wire serial control port, which supports register-write functions.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 System Clock and Reset Functions

##### 8.3.1.1 System Clock Input

The PCM175x devices require a system clock for operating the digital interpolation filters and multilevel delta-sigma modulators. The system clock is applied at the SCK input (pin 16). [Table 1](#) lists examples of system clock frequencies for common audio sampling rates.

[Figure 20](#) shows and the [System Clock Input Timing](#) table lists the timing requirements for the system clock input. For optimal performance, use a clock source with low phase-jitter and noise. TI's PLL170x family of multiclock generators is an excellent choice for providing the PCM175x system clock.

Feature Description (continued)

Table 1. System Clock Rates for Common Audio Sampling Frequencies

SAMPLING FREQUENCY	SYSTEM CLOCK FREQUENCY ( $f_{SCLK}$ ) (MHz)						
	128 $f_S$	192 $f_S$	256 $f_S$	384 $f_S$	512 $f_S$	768 $f_S$	1152 $f_S$
8 kHz	1.024	1.536	2.048	3.072	4.096	6.144	9.216
16 kHz	2.048	3.072	4.096	6.144	8.192	12.288	18.432
32 kHz	4.096	6.144	8.192	12.288	16.384	24.576	36.864
44.1 kHz	5.6448	8.4672	11.2896	16.9344	22.5792	33.8688	(1)
48 kHz	6.144	9.216	12.288	18.432	24.576	36.864	(1)
88.2 kHz	11.2896	16.9344	22.5792	33.8688	45.1584	(1)	(1)
96 kHz	12.288	18.432	24.576	36.864	49.152	(1)	(1)
192 kHz	24.576	36.864	(1)	(1)	(1)	(1)	(1)

(1) This system clock rate is not supported for the given sampling frequency.




Figure 20. System Clock Input Timing

8.3.1.2 Power-On Reset Functions

The PCM175x devices include a power-on reset function. Figure 21 shows the operation of this function. With the system clock active and  $V_{CC} > 3\text{ V}$  (typical, 2.2 V to 3.7 V), the power-on reset function is enabled. The initialization sequence requires 1024 system clocks from the time  $V_{CC} > 3\text{ V}$  (typical, 2.2 V to 3.7 V).

During the reset period (1024 system clocks), the analog output is forced to the bipolar zero level, or  $V_{CC}/2$ . After the reset period, an internal register is initialized in the next  $1/f_S$  period and if SCK, BCK, and LRCK are provided continuously, the PCM175x devices provide proper analog output with unit group delay against the input data.




Figure 21. Power-On Reset Timing

### 8.3.2 Audio Serial Interface


The audio serial interface for the PCM175x devices consists of a 3-wire synchronous serial port. The interface includes LRCK (pin 3), BCK (pin 1), and DATA (pin 2). The BCK pin is the serial audio bit clock, and it is used to clock the serial data present on the DATA pin into the serial shift register of the audio interface. Serial data is clocked into the PCM175x on the rising edge of the BCK pin. The LRCK pin is the serial audio left and right word clock. This pin is used to latch serial data into the internal registers of the serial audio interface.

Both the LRCK and BCK pins should be synchronous to the system clock. Ideally, TI recommendeds that the LRCK and BCK pins be derived from the system clock input, SCK. The LRCK pin is operated at the sampling frequency,  $f_s$ . The BCK pin can be operated at 32, 48, or 64 times the sampling frequency for standard (right-justified) format, and 32 times the sampling frequency of the BCK pin is limited to 16-bit right-justified format only. The BCK pin can be operated at 48 or 64 times the sampling frequency for the I<sup>2</sup>S and left-justified formats. 48 times the sampling frequency of BCK is limited to 192/384/768  $f_s$  SCKI.

Internal operation of the PCM175x devices is synchronized with the LRCK pin. Accordingly, internal operation is held when the sampling rate clock of the LRCK pin is changed or when the SCK pin and/or BCK pin is interrupted for a 3-bit clock cycle or longer. If the SCK, BCK, and LRCK pins are provided continuously after this held condition, the internal operation is re-synchronized automatically in a period of less than  $3/f_s$ . External resetting is not required.


#### 8.3.2.1 Audio Data Formats and Timing

The PCM1753 device supports industry-standard audio data formats, including right-justified, I<sup>2</sup>S, and left-justified. The PCM1754 device supports I<sup>2</sup>S and 16-bit-word right-justified audio data formats. [Figure 23](#) shows the data formats. Data formats are selected using the format bits, FMT[2:0], located in control register 20 of the PCM1753 device, and are selected using the FMT pin on the PCM1754 device. The default data format is 24-bit left-justified. All formats require binary 2s-complement MSB-first audio data. The [Audio Interface Timing](#) table shows a detailed timing diagram for the serial audio interface.




**Figure 22. Audio Interface Timing**

(1) Standard Data Format; L-Channel = HIGH, R-Channel = LOW



(2) I<sup>2</sup>S Data Format; L-Channel = LOW, R-Channel = HIGH



(3) Left-Justified Data Format; L-Channel = HIGH, R-Channel = LOW




Figure 23. Audio Data Input Formats

### 8.3.3 Zero Flag (PCM1754)

The PCM1754 device has a ZERO flag pin, ZEROA (pin 11). ZEROA is the L-channel and R-channel common zero flag pin. If the data for L-channel and R-channel remains at a 0 level for 1024 sampling periods (or LRCK clock periods), ZEROA is set to a logic 1 state.

### 8.3.4 Zero Flag (PCM1753)

Zero-Detect Condition

Zero detection for either output channel is independent from the other channel. If the data for a given channel remains at a 0 level for 1024 sample periods (or LRCK clock periods), a zero-detect condition exists for that channel.


### 8.3.5 Zero Flag Outputs

If a zero-detect condition exists for one or more channels, the zero flag pins for those channels are set to a logic 1 state. There are zero flag pins for each channel, ZEROL (pin 12) and ZEROR (pin 11). These pins can be used to operate external mute circuits, or used as status indicators for a microcontroller, audio signal processor, or other digitally controlled function. The active polarity of zero flag outputs can be inverted by setting the ZREV bit of control register 22 to 1. The reset default is active-high output, or ZREV = 0. The L-channel and R-channel common zero flag can be selected by setting the AZRO bit of control register 22 to 1. The reset default is independent zero flags for L-channel and R-channel, or AZRO = 0.

### 8.3.6 Analog Outputs

The PCM1753 device includes two independent output channels,  $V_{OUTL}$  and  $V_{OUTR}$ . These are unbalanced outputs, each capable of driving  $4 V_{PP}$  typical into a  $5\text{-k}\Omega$  ac-coupled load. The internal output amplifiers for  $V_{OUTL}$  and  $V_{OUTR}$  are biased to the dc common-mode (or bipolar zero) voltage, equal to  $0.5 V_{CC}$ .

The output amplifiers include an RC continuous-time filter, which helps to reduce the out-of-band noise energy present at the DAC outputs due to the noise shaping characteristics of the PCM1754 delta-sigma D/A converters. The frequency response of this filter is shown in Figure 24. By itself, this filter is not enough to attenuate the out-of-band noise to an acceptable level for many applications. An external low-pass filter is required to provide sufficient out-of-band noise rejection. Further discussion of DAC post-filter circuits is provided in the Applications Information section of this data sheet.




**Figure 24. Output Filter Frequency Response**




### 8.3.6.1 $V_{COM}$ Output

One unbuffered common-mode voltage output pin,  $V_{COM}$  (pin 10) is brought out for decoupling purposes. This pin is nominally biased to a dc voltage level equal to  $0.5 V_{CC}$ . This pin can be used to bias external circuits. Figure 25 shows an example of using the  $V_{COM}$  pin for external biasing applications.



(a) Using  $V_{COM}$  to Bias a Single-Supply Filter Stage



(b) Using a Voltage Follower to Buffer  $V_{COM}$  When Biasing Multiple Nodes

Figure 25. Biasing External Circuits Using the  $V_{COM}$  Pin

## 8.4 Device Functional Modes

### 8.4.1 Hardware Control (PCM1754)

The digital functions of the PCM1754 are capable of hardware control. Table 2 lists selectable formats, Table 3 shows de-emphasis control, and Table 4 lists mute control.

Table 2. Data Format Select

FMT (PIN 15)	DATA FORMAT
LOW	16- to 24-bit, I <sup>2</sup> S format
HIGH	16-bit right-justified

**Table 3. De-Emphasis Control**

DEMP (PIN 13)	DE-EMPHASIS FUNCTION
LOW	44.1 kHz de-emphasis OFF
HIGH	44.1 kHz de-emphasis ON

**Table 4. Mute Control**

MUTE (PIN 14)	MUTE
LOW	Mute OFF
HIGH	Mute ON

**8.4.2 Oversampling Rate Control (PCM1754)**

The PCM1754 automatically controls the oversampling rate of the delta-sigma DACs with the system clock rate. The oversampling rate is set to 64x oversampling with every system clock and sampling frequency.

**8.5 Programming**

**8.5.1 Software Control (PCM1753/55)**


The PCM1753 and PCM1755 devices have many programmable functions which can be controlled in the software control mode. The functions are controlled by programming the internal registers using the ML, MC, and MD pins.

The serial control interface is a 3-wire serial port, which operates asynchronously to the audio serial interface. The serial control interface is used to program the on-chip mode registers. The control interface includes MD (pin 13), MC (pin 14), and ML (pin 15). The MD pin is the serial data input, used to program the mode registers. The MC pin is the serial bit clock, used to shift data into the control port. The ML pin is the control port latch clock.


**8.5.1.1 Register Write Operation**

All write operations for the serial control port use 16-bit data words. Figure 26 lists the control data word format. The most significant bit must be a 0. There are seven bits, labeled IDX[6:0], that set the register index (or address) for the write operation. The least significant eight bits, D[7:0], contain the data to be written to the register specified by IDX[6:0].

Figure 27 lists the functional timing diagram for writing to the serial control port. ML is held at a logic 1 state until a register needs to be written. To start the register write cycle, ML is set to logic 0. Sixteen clocks are then provided on MC, corresponding to the 16 bits of the control data word on MD. After the sixteenth clock cycle has completed, ML is set to logic 1 to latch the data into the indexed mode control register.



**Figure 26. Control Data Word Format for MD**



**Figure 27. Register Write Operation**

## 8.6 Register Maps

### 8.6.1 Mode Control Registers (PCM1753/55)

#### 8.6.1.1 User-Programmable Mode Controls

The PCM1753/55 devices include a number of user-programmable functions, which are accessed via control registers. The registers are programmed using the serial control interface, which was previously discussed in this data sheet. [Table 5](#) lists the available mode control functions, along with their reset default conditions and associated register index.

**Table 5. User-Programmable Mode Controls**

FUNCTION	RESET DEFAULT	REGISTER	BIT(s)
Digital attenuation control, 0 dB to –63 dB in 0.5-dB steps	0 dB, no attenuation	16 and 17	AT1[7:0], AT2[7:0]
Soft mute control	Mute disabled	18	MUT[2:0]
Oversampling rate control (64 f <sub>S</sub> or 128 f <sub>S</sub> )	64 f <sub>S</sub> oversampling	18	OVER
Soft reset control	Reset disabled	18	SRST
DAC operation control	DAC1 and DAC2 enabled	19	DAC[2:1]
De-emphasis function control	De-emphasis disabled	19	DM12
De-emphasis sample rate selection	44.1 kHz	19	DMF[1:0]
Audio data format control	24-bit left-justified	20	FMT[2:0]
Digital filter rolloff control	Sharp rolloff	20	FLT
Zero flag function select	L-, R-channel independent	22	AZRO
Output phase select	Normal phase	22	DREV
Zero flag polarity select	High	22	ZREV

The mode control register map is shown in [Table 6](#). Each register includes an index (or address) indicated by the IDX[6:0] bits.

**Table 6. Mode Control Register Map<sup>(1)</sup>**

IDX (B8–B 14)	REGISTER	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
10h	Register 16	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	AT17	AT16	AT15	AT14	AT13	AT12	AT11	AT10
11h	Register 17	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	AT27	AT26	AT25	AT24	AT23	AT22	AT21	AT20
12h	Register 18	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	SRST	OVER	RSV	RSV	RSV	RSV	MUT2	MUT1
13h	Register 19	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	RSV	DMF1	DMF0	DM12	RSV	RSV	DAC2	DAC1
14h	Register 20	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	RSV	RSV	FLT	RSV	RSV	FMT2	FMT1	FMT0
16h	Register 22	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	RSV	RSV	RSV	RSV	RSV	AZRO	ZREV	DREV

(1) RSV: Reserved for test operation. It should be set to 0 for regular operation.

### 8.6.1.2 Register Definitions

	<b>B15</b>	<b>B14</b>	<b>B13</b>	<b>B12</b>	<b>B11</b>	<b>B10</b>	<b>B9</b>	<b>B8</b>	<b>B7</b>	<b>B6</b>	<b>B5</b>	<b>B4</b>	<b>B3</b>	<b>B2</b>	<b>B1</b>	<b>B0</b>
Register 16	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	AT17	AT16	AT15	AT14	AT13	AT12	AT11	AT10

	<b>B15</b>	<b>B14</b>	<b>B13</b>	<b>B12</b>	<b>B11</b>	<b>B10</b>	<b>B9</b>	<b>B8</b>	<b>B7</b>	<b>B6</b>	<b>B5</b>	<b>B4</b>	<b>B3</b>	<b>B2</b>	<b>B1</b>	<b>B0</b>
Register 17	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	AT27	AT26	AT25	AT24	AT23	AT22	AT21	AT20

#### 8.6.1.2.1 ATx[7:0]: Digital Attenuation Level Setting

Where x = 1 or 2, corresponding to the DAC output V<sub>OUTL</sub> (x = 1) and V<sub>OUTR</sub> (x = 2).

Default value: 1111 1111b

Each DAC channel (V<sub>OUTL</sub> and V<sub>OUTR</sub>) includes a digital attenuation function. The attenuation level can be set from 0 dB to –63 dB in 0.5-dB steps. Changes in attenuator levels are made by incrementing or decrementing one step (0.5 dB) for every 8/fS time interval until the programmed attenuator setting is reached. Alternatively, the attenuation level can be set to infinite attenuation (or mute).

The attenuation data for each channel can be set individually. The attenuation level is set using the following formula:

$$\text{Attenuation level (dB)} = 0.5 \times (\text{ATx}[7:0]_{\text{DEC}} - 255)$$

where ATx[7:0]<sub>DEC</sub> = 0 through 255.

For ATx[7:0]<sub>DEC</sub> = 0 through 128, attenuation is set to infinite attenuation.

The table in [Figure 28](#) shows the attenuation levels for various settings:

ATx[7:0]	DECIMAL VALUE	ATTENUATION LEVEL SETTING
1111 1111b	255	0 dB, No Attenuation. (default)
1111 1110b	254	–0.5 dB
1111 1101b	253	–1.0 dB
⋮	⋮	⋮
1000 0011b	131	–62.0 dB
1000 0010b	130	–62.5 dB
1000 0001b	129	–63.0 dB
1000 0000b	128	Mute
⋮	⋮	⋮
0000 0000 <sub>B</sub>	0	Mute

	<b>B15</b>	<b>B14</b>	<b>B13</b>	<b>B12</b>	<b>B11</b>	<b>B10</b>	<b>B9</b>	<b>B8</b>	<b>B7</b>	<b>B6</b>	<b>B5</b>	<b>B4</b>	<b>B3</b>	<b>B2</b>	<b>B1</b>	<b>B0</b>
Register 18	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	SRST	OVER	RSV	RSV	RSV	RSV	MUT2	MUT1

**Figure 28. ATx[7:0]: Digital Attenuation Level Setting Table**

### 8.6.1.2.2 MUTx: Soft Mute Control

where  $x = 1$  or  $2$ , corresponding to the DAC outputs  $V_{OUTL}$  ( $x = 1$ ) and  $V_{OUTR}$  ( $x = 2$ ).

Default value: 0

MUTx = 0	Mute disabled (default)
MUTx = 1	Mute enabled

The mute bits, MUT1 and MUT2, are used to enable or disable the soft mute function for the corresponding DAC outputs, VOUTL and VOUTR. The soft mute function is incorporated into the digital attenuators. When mute is disabled (MUTx = 0), the attenuator and DAC operate normally. When mute is enabled by setting MUTx = 1, the digital attenuator for the corresponding output is decreased from the current setting to infinite attenuation, one attenuator step (0.5 dB) for every  $8/f_S$  seconds. This provides pop-free muting of the DAC output.

By setting MUTx = 0, the attenuator is increased one step for every  $8/f_S$  seconds to the previously programmed attenuation level.

### 8.6.1.2.3 OVER: Oversampling Rate Control

Default value: 0

System clock rate =  $256 f_S$ ,  $384 f_S$ ,  $512 f_S$ ,  $768 f_S$ , or  $1152 f_S$ :

OVER = 0	64· oversampling (default)
OVER = 1	128· oversampling

System clock rate =  $128 f_S$  or  $192 f_S$ :

OVER = 0	32· oversampling (default)
OVER = 1	64· oversampling

The OVER bit is used to control the oversampling rate of the delta-sigma D/A converters. The OVER = 1 setting is recommended when the sampling rate is 192 kHz (system clock rate is  $128 f_S$  or  $192 f_S$ ).

### 8.6.1.2.4 SRST: Reset

Default value: 0

SRST = 0	Reset disabled (default)
SRST = 1	Reset enabled

The SRST bit is used to enable or disable the soft reset function. The operation is the same as power-on reset. All registers are initialized.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 19	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	RSV	DMF1	DMF0	DM12	RSV	RSV	DAC2	DAC1

### 8.6.1.2.5 DACx: DAC Operation Control

Where  $x = 1$  or  $2$ , corresponding to the DAC output  $V_{OUTL}$  ( $x = 1$ ) or  $V_{OUTR}$  ( $x = 2$ ).

Default value: 0

DACx = 0	DAC operation enabled (default)
DACx = 1	DAC operation disabled

The DAC operation controls are used to enable and disable the DAC outputs,  $V_{OUTL}$  and  $V_{OUTR}$ . When DACx = 0, the corresponding output generates the audio waveform dictated by the data present on the DATA pin. When DACx = 1, the corresponding output is set to the bipolar zero level, or  $0.5 V_{CC}$ .

### 8.6.1.2.6 DM12: Digital De-Emphasis Function Control

Default value: 0

DM12 = 0	De-emphasis disabled (default)
DM12 = 1	De-emphasis enabled

The DM12 bit is used to enable or disable the digital de-emphasis function. See the plots shown in the [Typical Characteristics](#) section of this data sheet.

### 8.6.1.2.7 DMF[1:0]: Sampling Frequency Selection for the De-Emphasis Function

Default value: 00

The DMF[1:0] bits are used to select the sampling frequency used for the digital de-emphasis function when it is enabled.

DMF[1:0]	De-Emphasis Sample Rate Selection
00	44.1 kHz (default)
01	48 kHz
10	32 kHz
11	Reserved

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 20	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	RSV	RSV	FLT	RSV	RSV	FMT2	FMT1	FMT0

### 8.6.1.2.8 FMT[2:0]: Audio Interface Data Format

Default value: 101

The FMT[2:0] bits are used to select the data format for the serial audio interface. The table in [Figure 29](#) shows the available format options.

FMT[2:0]	Audio Data Format Selection
000	24-bit standard format, right-justified data
001	20-bit standard format, right-justified data
010	18-bit standard format, right-justified data
011	16-bit standard format, right-justified data
100	16- to 24-bit I <sup>2</sup> S format
101	16- to 24-bit left-justified format (default)
110	Reserved
111	Reserved

**Figure 29. FMT[2:0]: Audio Interface Data Format Table**

### 8.6.1.2.9 FLT: Digital Filter Rolloff Control

Default value: 0

FLT = 0	Sharp rolloff (default)
FLT = 1	Slow rolloff

The FLT bit allows the user to select the digital filter rolloff that is best suited to the application. Two filter rolloff selections are available, sharp and slow. The filter responses for these selections are shown in the [Typical Characteristics](#) section of this data sheet.

	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Register 22	0	IDX6	IDX5	IDX4	IDX3	IDX2	IDX1	IDX0	RSV	RSV	RSV	RSV	RSV	AZRO	ZREV	DREV

### 8.6.1.2.10 DREV: Output Phase Select

Default value: 0

DREV = 0	Normal output (default)
DREV = 1	Inverted output

The DREV bit is the output analog signal phase control.

### 8.6.1.2.11 ZREV: Zero Flag Polarity Select

Default value: 01h

ZREV = 0	High on zero flag pins indicates a zero detect (default)
ZREV = 1	Low on zero flag pins indicates a zero detect

The ZREV bit allows the user to select the polarity of zero flag pins.

### 8.6.1.2.12 AZRO: Zero Flag Function Select

Default value: 0

AZRO = 0	L-/R-channel independent zero flags (default)
AZRO = 1	L-/R-channel common zero flag

The AZRO bit allows the user to select the function of zero flag pins.

AZRO = 0:	Pin 11: ZEROR, zero flag output for R-channel Pin 12: ZEROL, zero flag output for L-channel
AZRO = 1:	Pin 11: ZEROA, zero flag output for L-/R-channels Pin 12: NA, not assigned

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The delta-sigma section of the PCM175x device is based on an 8-level amplitude quantizer and a 4th-order noise shaper. This section converts the oversampled input data to 8-level delta-sigma format. A block diagram of the 8-level delta-sigma modulator is shown in Figure 32. This 8-level delta-sigma modulator has the advantage of stability and clock jitter sensitivity over the typical one-bit (2-level) delta-sigma modulator.

The combined oversampling rate of the delta-sigma modulator and the interpolation filter is  $64 f_s$ .

The theoretical quantization noise performance of the 8-level delta-sigma modulator is shown in Figure 35 and Figure 36. The enhanced multilevel delta-sigma architecture also has advantages for input clock jitter sensitivity due to the multilevel quantizer, with the simulated jitter sensitivity shown in Figure 37.

The PCM175X devices are suitable for a wide variety of cost-sensitive consumer applications requiring good performance and operation with a single 5-V supply.

### 9.2 Typical Application

A basic connection diagram is shown in Figure 30, with the necessary power supply bypassing and decoupling components. TI recommends using the component values shown in Figure 30 for all designs.

The use of series resistors ( $22\ \Omega$  to  $100\ \Omega$ ) is recommended for the SCK, LRCK, BCK, and DATA inputs. The series resistor combines with the stray PCB and device input capacitance to form a low-pass filter, which reduces high-frequency noise emissions and helps to dampen glitches and ringing present on clock and data lines.

For this design example, use the parameters listed in Table 7.




Figure 30. Basic Connection Diagram



## Typical Application (continued)

### 9.2.1 Design Requirements

#### 9.2.1.1 Design Parameters

Table 7 lists the design parameters and example values for the PCM175x devices.

Table 7. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Audio input	PCM audio data
Analog output	0 V <sub>PP</sub> - 4 V <sub>PP</sub>
Part configuration	Hardware

#### 9.2.1.2 Power Supplies and Grounding

The PCM1754 device requires 5 V for V<sub>CC</sub>.

Proper power supply bypassing is shown in Figure 30. The 10-μF capacitors should be tantalum or aluminum electrolytic.

#### 9.2.1.3 D/A Output Filter Circuits

Delta-sigma D/A converters use noise-shaping techniques to improve in-band signal-to-noise ratio (SNR) performance at the expense of generating increased out-of-band noise above the Nyquist frequency, or f<sub>S</sub>/2. The out-of-band noise must be low-pass filtered in order to provide the optimal converter performance. This is accomplished by a combination of on-chip and external low-pass filtering.

Figure 25(a) and Figure 31 show the recommended external low-pass active filter circuits for single- and dual-supply applications. These circuits are 2nd-order Butterworth filters using the multiple feedback (MFB) circuit arrangement, which reduces sensitivity to passive component variations over frequency and temperature. For more information regarding MFB active filter design, see Burr-Brown applications bulletin (SBAA055), available from the TI Web site at <http://www.ti.com>.

Because the overall system performance is defined by the quality of the D/A converters and their associated analog output circuitry, high-quality audio operational amplifiers are recommended for the active filters. TI's OPA2353 and OPA2134 dual operational amplifiers are shown in Figure 25(a) and Figure 31, and are recommended for use with the PCM1754 device.




Figure 31. Dual-Supply Filter Circuit

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Total Harmonic Distortion + Noise

Total harmonic distortion + noise (THD+N) is a significant figure of merit for audio D/A converters because it takes into account both harmonic distortion and all noise sources within a specified measurement bandwidth. The average value of the distortion and noise is referred to as THD+N.

For the PCM175x, THD+N is measured with a full-scale, 1-kHz digital sine wave as the test stimulus at the input of the DAC (see Figure 33). The digital generator is set to 24-bit audio word length and a sampling frequency of 44.1 kHz or 96 kHz. The digital generator output is taken from the unbalanced S/PDIF connector of the measurement system. The S/PDIF data is transmitted via a coaxial cable to the digital audio receiver on the DEM-DAI1753 demonstration board. The receiver is then configured to output 24-bit data in either I<sup>2</sup>S or left-justified data format. The DAC audio interface format is programmed to match the receiver output format. The analog output is then taken from the DAC post filter and connected to the analog analyzer input of the measurement system. The analog input is band limited using filters resident in the analyzer. The resulting THD+N is measured by the analyzer and displayed by the measurement system.




Figure 32. Eight-Level Delta-Sigma Modulator

### 9.2.2.2 Dynamic Range

Dynamic range is specified as A-weighted THD+N measured with a  $-60$ -dB full-scale, 1-kHz digital sine wave stimulus at the input of the D/A converter. This measurement is designed to give a good indicator of how the DAC performs given a low-level input signal.

The measurement setup for the dynamic range measurement is shown in Figure 34, and is similar to the THD+N test setup discussed previously. The differences include the band limit filter selection, the additional A-weighting filter, and the  $-60$ -dB full-scale input level.





Figure 33. Test Setup for THD+N Measurement

### 9.2.2.3 Idle Channel Signal-to-Noise Ratio (SNR)

The SNR test provides a measure of the noise floor of the D/A converter. The input to the D/A is all-0s data, and the dither function of the digital generator must be disabled to ensure an all-0s data stream at the input of the D/A converter.

The measurement setup for SNR is identical to that used for dynamic range, with the exception of the input signal level.


(See the note provided in Figure 34).




(1) Results without A-Weighting are approximately 3 dB worse.

Figure 34. Test Setup for Dynamic Range and SNR Measurement


**9.2.3 Application Curves**



**Figure 35. Quantization Noise Spectrum (x64 Oversampling)**



**Figure 36. Quantization Noise Spectrum (x128 Oversampling)**



**Figure 37. Jitter Dependence (x64 Oversampling)**

## 10 Power Supply Recommendations

The PCM175x devices are designed to operate from a 4.5-V to 5.5-V power supply. Ensure that the power supply is clean and use high-quality decoupling capacitors to reduce noise. The bulk capacitances can be from either tantalum or aluminum capacitors.

Separate power supplies are recommended for the digital and analog sections of the board. This prevents the switching noise present on the digital supply from contaminating the analog power supply and degrading the dynamic performance of the PCM175x devices. In cases where a common 5-V supply must be used for the analog and digital sections, an inductance (RF choke, ferrite bead) should be placed between the analog and digital 5-V supply connections to avoid coupling of the digital switching noise into the analog circuitry. Figure 39 shows the recommended approach for single-supply applications.

## 11 Layout

### 11.1 Layout Guidelines

Figure 38 shows a typical PCB floor plan for the PCM175x devices. A ground plane is recommended, with the analog and digital sections being isolated from one another using a split or cut in the circuit board. The PCM175x should be oriented with the digital I/O pins facing the ground plane split/cut to allow for short, direct connections to the digital audio interface and control signals originating from the digital section of the board.

Separate power supplies are recommended for the digital and analog sections of the board. This prevents the switching noise present on the digital supply from contaminating the analog power supply and degrading the dynamic performance of the PCM175x. In cases where a common 5-V supply must be used for the analog and digital sections, an inductance (RF choke, ferrite bead) should be placed between the analog and digital 5-V supply connections to avoid coupling of the digital switching noise into the analog circuitry. Figure 39 shows the recommended approach for single-supply applications.

### 11.2 Layout Example




Figure 38. Recommended PCB Layout

Layout Example (continued)




Figure 39. Single-Supply PCB Layout

## 12 器件和文档支持

### 12.1 相关文档

请参阅如下相关文档：

- 德州仪器 (TI), 《数字音频数模转换器的动态性能测试》应用简报
- 德州仪器 (TI), 《OPA2353 高速单电源轨至轨运算放大器 *MicroAmplifier™* 系列》数据表
- 德州仪器 (TI), 《OPA2134 *SoundPlus™* 高性能音频运算放大器》数据表
- 德州仪器 (TI), 《PLL170x 3.3V 双路 PLL 多时钟发生器》数据表
- 德州仪器 (TI), 《PCM175x-Q1 24 位 192kHz 采样增强型多级  $\Delta$ - $\Sigma$  音频数模转换器》数据表

### 12.2 相关链接

表 8 列出了快速访问链接。类别包括技术文档、支持与社区资源、工具与软件，以及申请样片或购买产品的快速链接。

表 8. 相关链接

产品文件夹	样片与购买	技术文档	工具与软件	支持和社区
<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>
<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>
<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>
<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>	<a href="#">单击此处</a>

### 12.3 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 12.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.5 商标

E2E is a trademark of Texas Instruments.  
System Two, Audio Precision are trademarks of Audio Precision, Inc.  
All other trademarks are the property of their respective owners.

### 12.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

### 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。



**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">PCM1753DBQ</a>	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1753
PCM1753DBQ.B	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1753
<a href="#">PCM1753DBQR</a>	Active	Production	SSOP (DBQ)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1753
PCM1753DBQR.B	Active	Production	SSOP (DBQ)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1753
<a href="#">PCM1754DBQ</a>	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1754
PCM1754DBQ.B	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1754
PCM1754DBQG4	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1754
<a href="#">PCM1754DBQR</a>	Active	Production	SSOP (DBQ)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1754
PCM1754DBQR.B	Active	Production	SSOP (DBQ)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1754
PCM1754DBQRG4	Active	Production	SSOP (DBQ)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1754
<a href="#">PCM1755DBQ</a>	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1755
PCM1755DBQ.B	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1755
<a href="#">PCM1755DBQR</a>	Active	Production	SSOP (DBQ)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1755
PCM1755DBQR.B	Active	Production	SSOP (DBQ)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCM1755

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF PCM1753, PCM1754 :**

- Automotive : [PCM1753-Q1](#), [PCM1754-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM1753DBQR	SSOP	DBQ	16	2000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
PCM1754DBQR	SSOP	DBQ	16	2000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
PCM1755DBQR	SSOP	DBQ	16	2000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM1753DBQR	SSOP	DBQ	16	2000	353.0	353.0	32.0
PCM1754DBQR	SSOP	DBQ	16	2000	353.0	353.0	32.0
PCM1755DBQR	SSOP	DBQ	16	2000	353.0	353.0	32.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
PCM1753DBQ	DBQ	SSOP	16	75	506.6	8	3940	4.32
PCM1753DBQ.B	DBQ	SSOP	16	75	506.6	8	3940	4.32
PCM1754DBQ	DBQ	SSOP	16	75	506.6	8	3940	4.32
PCM1754DBQ.B	DBQ	SSOP	16	75	506.6	8	3940	4.32
PCM1754DBQG4	DBQ	SSOP	16	75	506.6	8	3940	4.32
PCM1755DBQ	DBQ	SSOP	16	75	506.6	8	3940	4.32
PCM1755DBQ.B	DBQ	SSOP	16	75	506.6	8	3940	4.32




# DBQ0016A

# PACKAGE OUTLINE

## SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



4214846/A 03/2014

### NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MO-137, variation AB.

# EXAMPLE BOARD LAYOUT

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.127 MM] THICK STENCIL  
SCALE:8X

4214846/A 03/2014

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月