

# MSP430FR586x、MSP430FR584x 混合信号微控制器

## 1 器件概述

### 1.1 特性

- 嵌入式微控制器
    - 高达 16MHz 时钟频率的 16 位 RISC 架构
    - 3.6V 至 1.8V 的宽电源电压范围（最低电源电压受限于 SVS 电平，请参阅 [SVS 规格](#)）
  - 经优化的超低功耗模式
    - 工作模式：大约 100 $\mu$ A/MHz
    - 待机（具有低功率低频内部时钟源 (VLO) 的 LPM3）：0.4 $\mu$ A（典型值）
    - 实时时钟 (LPM3.5)：0.25 $\mu$ A（典型值）<sup>(1)</sup>
    - 关断 (LPM4.5)：0.02 $\mu$ A（典型值）
  - 超低功耗铁电 RAM (FRAM)
    - 高达 64KB 的非易失性存储器
    - 超低功耗写入
    - 125ns 每个字的快速写入（4ms 内写入 64KB）
    - 统一标准存储器 = 单个空间内的程序 + 数据 + 存储
    - 10<sup>15</sup> 写入周期持久性
    - 抗辐射和非磁性
  - 智能数字外设
    - 32 位硬件乘法器 (MPY)
    - 3 通道内部 DMA
    - 具有日历和报警功能的实时时钟 (RTC)
    - 5 个 16 位定时器，每个定时器具有多达 7 个捕捉/比较寄存器
    - 16 位循环冗余校验器 (CRC)
  - 高性能模拟
    - 16 通道模拟比较器
    - 12 位模数转换器 (ADC)
      - 具有内部基准和采样保持
      - 和高达 16 个外部输入通道
  - 多功能输入/输出端口
    - 所有引脚支持电容触摸功能，无需外部组件
  - 可每位、每字节和每字访问（成对访问）
  - 所有端口上，从 LPM 中的边沿可选唤醒
  - 所有端口上可编程上拉和下拉
  - 代码安全性和加密
    - 针对随机数生成算法的随机数种子
  - 增强型串行通信
    - eUSCI\_A0 和 eUSCI\_A1 支持
      - 支持自动波特率侦测的通用异步收发器 (UART)
      - IrDA 编码和解码
      - 串行外设接口 (SPI)
    - eUSCI\_B0 支持
      - 支持多个从器件寻址的 I<sup>2</sup>C
      - SPI
    - 硬件 UART 和 I<sup>2</sup>C 引导加载程序 (BSL)
  - 灵活时钟系统
    - 具有 10 个可选厂家调整频率的定频数控振荡器 (DCO)
    - 低功率低频内部时钟源 (VLO)
    - 32kHz 晶振 (LFXT)
    - 高频晶振 (HFXT)
  - 开发工具和软件
    - 自由的专业开发环境 具有 EnergyTrace++™ 技术
    - 开发套件 ([MSP-TS430RGZ48C](#))
  - 系列产品成员
    - [器件比较](#) 汇总了可用器件变型和封装类型
  - 要获得完整的模块说明，请参见 [《MSP430FR58xx、MSP430FR59xx 和 MSP430FR6xx 系列用户指南》](#)
- (1) 实时时钟 (RTC) 由 3.7pF 晶振计时。

### 1.2 应用

- 计量
- 能量采集传感器节点
- 可穿戴电子产品
- 传感器管理
- 数据日志

### 1.3 说明

MSP430™超低功耗 (ULP) FRAM 平台将独特的嵌入式 FRAM 和整体超低功耗系统架构组合在一起，从而使得创新人员能够以较少的能源预算增加性能。FRAM 技术以低很多的功耗将 SRAM 的速度、灵活性和耐久性与闪存的稳定性和可靠性组合在一起。

MSP430 ULP FRAM 产品系列包含一组采用 FRAM 的多种器件、ULP 16 位 MSP430 CPU 以及适用于各种应用的智能外设。ULP 架构特有 7 种低功耗模式，针对在能量受限应用中延长电池使用寿命进行了优化。

器件信息<sup>(1)</sup>


| 器件型号             | 封装         | 封装尺寸 <sup>(2)</sup> |
|------------------|------------|---------------------|
| MSP430FR5869IRGZ | VQFN (48)  | 7mm x 7mm           |
| MSP430FR5859IRHA | VQFN (40)  | 6mm x 6mm           |
| MSP430FR5859IDA  | TSSOP (38) | 12.5mm x 6.2mm      |

(1) 要获得所有可用器件的最新部件、封装和订购信息，请参见封装选项附录（节 9）或浏览 TI 网站 [www.ti.com.cn](http://www.ti.com.cn)。

(2) 这里显示的尺寸为近似值。要获得包含误差值的封装尺寸，请参见机械数据（节 9）。

## 1.4 功能框图

图 1-1 显示了器件的功能方框图。



Copyright © 2016, Texas Instruments Incorporated

- A. 低频 (LF) 晶体振荡器和对应的 LFXIN 和 LFXOUT 引脚只在 MSP430FR5x6x 和 MSP430FR5x4x 器件上提供。RTC\_B 仅可与 MSP430FR5x6x 和 MSP430FR5x4x 器件中的 LF 晶体振荡器配合使用。
- B. 高频 (HF) 晶体振荡器和对应的 HFXIN 和 HFXOUT 引脚只在 MSP430FR5x6x 和 MSP430FR5x5x 器件上提供。只具有 HF 晶体振荡器的 MSP430FR5x5x 器件不包括 RTC\_B 模块。

图 1-1. 功能方框图

## 内容

|          |                                                                                               |                           |          |                                                       |                            |
|----------|-----------------------------------------------------------------------------------------------|---------------------------|----------|-------------------------------------------------------|----------------------------|
| <b>1</b> | <b>器件概述</b>                                                                                   | <b><a href="#">1</a></b>  | 5.13     | Emulation and Debug                                   | <a href="#">52</a>         |
| 1.1      | 特性                                                                                            | <a href="#">1</a>         | <b>6</b> | <b>Detailed Description</b>                           | <b><a href="#">53</a></b>  |
| 1.2      | 应用                                                                                            | <a href="#">1</a>         | 6.1      | Overview                                              | <a href="#">53</a>         |
| 1.3      | 说明                                                                                            | <a href="#">1</a>         | 6.2      | CPU                                                   | <a href="#">53</a>         |
| 1.4      | 功能框图                                                                                          | <a href="#">2</a>         | 6.3      | Operating Modes                                       | <a href="#">54</a>         |
| <b>2</b> | <b>修订历史记录</b>                                                                                 | <b><a href="#">4</a></b>  | 6.4      | Interrupt Vector Table and Signatures                 | <a href="#">57</a>         |
| <b>3</b> | <b>Device Comparison</b>                                                                      | <b><a href="#">5</a></b>  | 6.5      | Memory Organization                                   | <a href="#">60</a>         |
| 3.1      | Related Products                                                                              | <a href="#">6</a>         | 6.6      | Bootloader (BSL)                                      | <a href="#">60</a>         |
| <b>4</b> | <b>Terminal Configuration and Functions</b>                                                   | <b><a href="#">7</a></b>  | 6.7      | JTAG Operation                                        | <a href="#">61</a>         |
| 4.1      | Pin Diagrams                                                                                  | <a href="#">7</a>         | 6.8      | FRAM                                                  | <a href="#">62</a>         |
| 4.2      | Signal Descriptions                                                                           | <a href="#">12</a>        | 6.9      | Memory Protection Unit Including IP Encapsulation     | <a href="#">62</a>         |
| 4.3      | Pin Multiplexing                                                                              | <a href="#">16</a>        | 6.10     | Peripherals                                           | <a href="#">63</a>         |
| 4.4      | Connection of Unused Pins                                                                     | <a href="#">16</a>        | 6.11     | Input/Output Diagrams                                 | <a href="#">84</a>         |
| <b>5</b> | <b>Specifications</b>                                                                         | <b><a href="#">17</a></b> | 6.12     | Device Descriptor (TLV)                               | <a href="#">112</a>        |
| 5.1      | Absolute Maximum Ratings                                                                      | <a href="#">17</a>        | 6.13     | Identification                                        | <a href="#">115</a>        |
| 5.2      | ESD Ratings                                                                                   | <a href="#">17</a>        | <b>7</b> | <b>Applications, Implementation, and Layout</b>       | <b><a href="#">116</a></b> |
| 5.3      | Recommended Operating Conditions                                                              | <a href="#">17</a>        | 7.1      | Device Connection and Layout Fundamentals             | <a href="#">116</a>        |
| 5.4      | Active Mode Supply Current Into $V_{CC}$ Excluding External Current                           | <a href="#">18</a>        | 7.2      | Peripheral- and Interface-Specific Design Information | <a href="#">120</a>        |
| 5.5      | Typical Characteristics – Active Mode Supply Currents                                         | <a href="#">19</a>        | <b>8</b> | <b>器件和文档支持</b>                                        | <b><a href="#">122</a></b> |
| 5.6      | Low-Power Mode (LPM0, LPM1) Supply Currents Into $V_{CC}$ Excluding External Current          | <a href="#">19</a>        | 8.1      | 入门和后续步骤                                               | <a href="#">122</a>        |
| 5.7      | Low-Power Mode (LPM2, LPM3, LPM4) Supply Currents (Into $V_{CC}$ ) Excluding External Current | <a href="#">20</a>        | 8.2      | 器件命名规则                                                | <a href="#">122</a>        |
| 5.8      | Low-Power Mode (LPM3.5, LPM4.5) Supply Currents (Into $V_{CC}$ ) Excluding External Current   | <a href="#">21</a>        | 8.3      | 工具和软件                                                 | <a href="#">123</a>        |
| 5.9      | Typical Characteristics, Low-Power Mode Supply Currents                                       | <a href="#">22</a>        | 8.4      | 文档支持                                                  | <a href="#">125</a>        |
| 5.10     | Typical Characteristics, Current Consumption per Module                                       | <a href="#">23</a>        | 8.5      | 相关链接                                                  | <a href="#">126</a>        |
| 5.11     | Thermal Resistance Characteristics                                                            | <a href="#">23</a>        | 8.6      | 社区资源                                                  | <a href="#">127</a>        |
| 5.12     | Timing and Switching Characteristics                                                          | <a href="#">24</a>        | 8.7      | 商标                                                    | <a href="#">127</a>        |
|          |                                                                                               |                           | 8.8      | 静电放电警告                                                | <a href="#">127</a>        |
|          |                                                                                               |                           | 8.9      | 出口管制提示                                                | <a href="#">127</a>        |
|          |                                                                                               |                           | 8.10     | 术语表                                                   | <a href="#">127</a>        |
|          |                                                                                               |                           | <b>9</b> | <b>机械、封装和可订购信息</b>                                    | <b><a href="#">128</a></b> |

## 2 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

| Changes from March 10, 2017 to August 29, 2018                                                                                     | Page                |
|------------------------------------------------------------------------------------------------------------------------------------|---------------------|
| • Updated <a href="#">Section 3.1, Related Products</a> .....                                                                      | <a href="#">6</a>   |
| • Added note (1) to <a href="#">表 5-2, SVS</a> .....                                                                               | <a href="#">25</a>  |
| • Changed capacitor value from 4.7 $\mu$ F to 470 nF in <a href="#">图 7-5, ADC12_B Grounding and Noise Considerations</a> .....    | <a href="#">120</a> |
| • Changed capacitor value from 4.7 $\mu$ F to 470 nF in the last paragraph of <a href="#">节 7.2.1.2, Design Requirements</a> ..... | <a href="#">121</a> |
| • 更新了 <a href="#">节 8.2 器件命名规则</a> 中的文本和图 .....                                                                                    | <a href="#">122</a> |

### 3 Device Comparison

Table 3-1 summarizes the available family members.

**Table 3-1. Device Comparison<sup>(1)(2)</sup>**

| DEVICE        | FRAM<br>(KB) | SRAM<br>(KB) | CLOCK<br>SYSTEM     | ADC12_B              | Comp_E | Timer_A <sup>(3)</sup>                     | Timer_B <sup>(4)</sup> | eUSCI            |                  | AES | BSL              | I/O | PACKAGE |
|---------------|--------------|--------------|---------------------|----------------------|--------|--------------------------------------------|------------------------|------------------|------------------|-----|------------------|-----|---------|
|               |              |              |                     |                      |        |                                            |                        | A <sup>(5)</sup> | B <sup>(6)</sup> |     |                  |     |         |
| MSP430FR5869  | 64           | 2            | DCO<br>HFXT<br>LFXT | 16 ext, 2 int<br>ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | UART             | 40  | 48 RGZ  |
| MSP430FR5868  | 48           | 2            | DCO<br>HFXT<br>LFXT | 16 ext, 2 int<br>ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | UART             | 40  | 48 RGZ  |
| MSP430FR5867  | 32           | 1            | DCO<br>HFXT<br>LFXT | 16 ext, 2 int<br>ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | UART             | 40  | 48 RGZ  |
| MSP430FR58671 | 32           | 1            | DCO<br>HFXT<br>LFXT | 16 ext, 2 int<br>ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | I <sup>2</sup> C | 40  | 48 RGZ  |
| MSP430FR5849  | 64           | 2            | DCO<br>LFXT         | 14 ext,<br>2 int ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | UART             | 33  | 40 RHA  |
|               |              |              |                     | 12 ext,<br>2 int ch. |        |                                            |                        |                  |                  |     |                  | 31  | 38 DA   |
| MSP430FR5848  | 48           | 2            | DCO<br>LFXT         | 14 ext,<br>2 int ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | UART             | 33  | 40 RHA  |
|               |              |              |                     | 12 ext,<br>2 int ch. |        |                                            |                        |                  |                  |     |                  | 31  | 38 DA   |
| MSP430FR5847  | 32           | 1            | DCO<br>LFXT         | 14 ext,<br>2 int ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | UART             | 33  | 40 RHA  |
|               |              |              |                     | 12 ext,<br>2 int ch. |        |                                            |                        |                  |                  |     |                  | 31  | 38 DA   |
| MSP430FR58471 | 32           | 1            | DCO<br>LFXT         | 14 ext,<br>2 int ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | I <sup>2</sup> C | 33  | 40 RHA  |
| MSP430FR5859  | 64           | 2            | DCO<br>HFXT         | 14 ext,<br>2 int ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | UART             | 33  | 40 RHA  |
|               |              |              |                     | 12 ext,<br>2 int ch. |        |                                            |                        |                  |                  |     |                  | 31  | 38 DA   |
| MSP430FR5858  | 48           | 2            | DCO<br>HFXT         | 14 ext,<br>2 int ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | UART             | 33  | 40 RHA  |
|               |              |              |                     | 12 ext,<br>2 int ch. |        |                                            |                        |                  |                  |     |                  | 31  | 38 DA   |
| MSP430FR5857  | 32           | 1            | DCO<br>HFXT         | 14 ext,<br>2 int ch. | 16 ch. | 3, 3 <sup>(7)</sup><br>2, 2 <sup>(8)</sup> | 7                      | 2                | 1                | no  | UART             | 33  | 40 RHA  |
|               |              |              |                     | 12 ext,<br>2 int ch. |        |                                            |                        |                  |                  |     |                  | 31  | 38 DA   |

- (1) For the most current device, package, and ordering information for all available devices, see the *Package Option Addendum* in 节 9, or see the TI website at [www.ti.com](http://www.ti.com).
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/packaging](http://www.ti.com/packaging).
- (3) Each number in the sequence represents an instantiation of Timer\_A with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer\_A, the first instantiation having 3 capture/compare registers and PWM output generators and the second instantiation having 5 capture/compare registers and PWM output generators, respectively.
- (4) Each number in the sequence represents an instantiation of Timer\_B with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer\_B, the first instantiation having 3 capture/compare registers and PWM output generators and the second instantiation having 5 capture/compare registers and PWM output generators, respectively.
- (5) eUSCI\_A supports UART with automatic baud-rate detection, IrDA encode and decode, and SPI.
- (6) eUSCI\_B supports I<sup>2</sup>C with multiple slave addresses and SPI.
- (7) Timers TA0 and TA1 provide internal and external capture/compare inputs and internal and external PWM outputs.
- (8) Timers TA2 and TA3 provide only internal capture/compare inputs and only internal PWM outputs (if any).

### 3.1 Related Products

For information about other devices in this family of products or related products, see the following links.

**TI 16-bit and 32-bit microcontrollers** High-performance, low-power solutions to enable the autonomous future

**Products for MSP430 ultra-low-power sensing and measurement microcontrollers** One platform. One ecosystem. Endless possibilities.

**Products for MSP430 ultrasonic and performance sensing microcontrollers** Ultra-low-power single-chip MCUs with integrated sensing peripherals


**Companion Products for MSP430FR5869** Review products that are frequently purchased or used with this product.

**Reference Designs for MSP430FR5869** The TI Designs Reference Design Library is a robust reference design library that spans analog, embedded processor, and connectivity. Created by TI experts to help you jump start your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at [ti.com/tidesigns](http://ti.com/tidesigns).

## 4 Terminal Configuration and Functions

### 4.1 Pin Diagrams

Figure 4-1 shows the 48-pin RGZ package for the MSP430FR586x and MSP430FR586x1 MCUs.



NOTE: TI recommends connecting the QFN package pad to  $V_{SS}$ .

NOTE: On devices with UART BSL: P2.0: BSLTX; P2.1: BSLRX

NOTE: On devices with I<sup>2</sup>C BSL: P1.6: BSLSDA; P1.7: BSLSCL

**Figure 4-1. 48-Pin RGZ Package (Top View) – MSP430FR586x and MSP430FR586x1**


Pin diagram of the ATmega328P microcontroller. The diagram shows a square package with pins numbered 1 to 40. Pin 1 is at the top-left, and pin 40 is at the top-right. The pins are arranged in a square pattern. The diagram includes labels for various pins, such as P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/VREF-/VeREF-, P1.1/TA0.2/TA1CLK/COUT/A1/C1/VREF+/VeREF+, P1.2/TA1.1/TA0CLK/COUT/A2/C2, P3.0/A12/C12, P3.1/A13/C13, P3.2/A14/C14, P3.3/A15/C15, P1.3/TA1.2/UCB0STE/A3/C3, P1.4/TB0.1/UCA0STE/A4/C4, P1.5/TB0.2/UCA0CLK/A5/C5, P4.0/A8, P4.1/A9, P2.5/TB0.0/UCA1TXD/UCA1SIMO, P2.6/TB0.1/UCA1RXD/UCA1SOMI, TEST/SBWTCK, RST/NMI/SBWTIO, P2.0/TB0.6/UCA0TXD/UCA0SIMO/TB0CLK/ACLK, P2.1/TB0.0/UCA0RXD/UCA0SOMI/TB0.0, P2.2/TB0.2/UCB0CLK, P3.4/TB0.3/SMCLK, P3.5/TB0.4/COUT, P3.6/TB0.5, P3.7/TB0.6, P1.6/TB0.3/UCB0SIMO/UCB0SDA/TA0.0, P1.7/TB0.4/UCB0SOMI/UCB0SCL/TA1.0, P4.4/TB0.5, DVSS, DVCC, P2.7, P2.3/TA0.0/UCA1STE/A8/C10, P2.4/TA1.0/UCA1CLK/A7/C11, P2.5/LFXOUT, P2.4/LFXIN, AVSS, AVCC, and P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/VREF-/VeREF-.

NOTE: On devices with I<sup>2</sup>C BSL: P1.6: BSLSDA; P1.7: BSLSCL

**Figure 4-2. 40-Pin RHA Package (Top View) – MSP430FR584x and MSP430FR584x1**




Figure 4-3 shows the 38-pin DA package for the MSP430FR584x MCUs (LFXT only).



NOTE: On devices with UART BSL: P2.0: BSLTX; P2.1: BSLRX

**Figure 4-3. 38-Pin DA Package (Top View) – MSP430FR584x**

Figure 4-4 shows the 40-pin RHA package for the MSP430FR585x MCUs (HFXT only).




NOTE: TI recommends connecting the QFN package pad to  $V_{SS}$ .

NOTE: On devices with UART BSL: P2.0: BSLTX; P2.1: BSLRX

**Figure 4-4. 40-Pin RHA Package (Top View) – MSP430FR585x**

Figure 4-5 shows the 38-pin DA package for the MSP430FR585x MCUs (HFXT only).



NOTE: On devices with UART BSL: P2.0: BSLTX; P2.1: BSLRX

**Figure 4-5. 38-Pin DA Package (Top View) – MSP430FR585x**

## 4.2 Signal Descriptions

Table 4-1 describes the signals for all device variants and package options.

**Table 4-1. Signal Descriptions**

| TERMINAL                                           |                    |     |     | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------------------------------------|--------------------|-----|-----|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                               | NO. <sup>(2)</sup> |     |     |                    |                                                                                                                                                                                                                                                                                                                                                                                 |
|                                                    | RGZ                | RHA | DA  |                    |                                                                                                                                                                                                                                                                                                                                                                                 |
| P1.0/TA0.1/DMAE0/<br>RTCCLK/A0/C0/VREF-/<br>VeREF- | 1                  | 1   | 5   | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TA0 CCR1 capture: CCI1A input, compare: Out1<br>External DMA trigger<br>RTC clock calibration output (not available on MSP430FR5x5x devices)<br>Analog input A0 for ADC<br>Comparator input C0<br>Output of negative reference voltage<br>Input for an external negative reference voltage to the ADC |
| P1.1/TA0.2/TA1CLK/<br>COUT/A1/C1/VREF+/<br>VeREF+  | 2                  | 2   | 6   | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TA0 CCR2 capture: CCI2A input, compare: Out2<br>TA1 input clock<br>Comparator output<br>Analog input A1 for ADC<br>Comparator input C1<br>Output of positive reference voltage<br>Input for an external positive reference voltage to the ADC                                                         |
| P1.2/TA1.1/TA0CLK/<br>COUT/A2/C2                   | 3                  | 3   | 7   | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TA1 CCR1 capture: CCI1A input, compare: Out1<br>TA0 input clock<br>Comparator output<br>Analog input A2 for ADC<br>Comparator input C2                                                                                                                                                                |
| P3.0/A12/C12                                       | 4                  | 4   | 8   | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>Analog input A12 for ADC<br>Comparator input C12                                                                                                                                                                                                                                                      |
| P3.1/A13/C13                                       | 5                  | 5   | 9   | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>Analog input A13 for ADC<br>Comparator input C13                                                                                                                                                                                                                                                      |
| P3.2/A14/C14                                       | 6                  | 6   | 10  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>Analog input A14 for ADC<br>Comparator input C14                                                                                                                                                                                                                                                      |
| P3.3/A15/C15                                       | 7                  | 7   | 11  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>Analog input A15 for ADC<br>Comparator input C15                                                                                                                                                                                                                                                      |
| P4.7                                               | 8                  | N/A | N/A | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5                                                                                                                                                                                                                                                                                                          |
| P1.3/TA1.2/UCB0STE/<br>A3/C3                       | 9                  | 8   | 12  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TA1 CCR2 capture: CCI2A input, compare: Out2<br>Slave transmit enable – eUSCI_B0 SPI mode<br>Analog input A3 for ADC<br>Comparator input C3                                                                                                                                                           |

(1) I = input, O = output

(2) N/A = not available

**Table 4-1. Signal Descriptions (continued)**

| TERMINAL                             |                    |     |     | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                                                                                                 |
|--------------------------------------|--------------------|-----|-----|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                 | NO. <sup>(2)</sup> |     |     |                    |                                                                                                                                                                                                                                                                             |
|                                      | RGZ                | RHA | DA  |                    |                                                                                                                                                                                                                                                                             |
| P1.4/TB0.1/UCA0STE/<br>A4/C4         | 10                 | 9   | 13  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR1 capture: CCI1A input, compare: Out1<br>Slave transmit enable – eUSCI_A0 SPI mode<br>Analog input A4 for ADC<br>Comparator input C4                                                       |
| P1.5/TB0.2/UCA0CLK/<br>A5/C5         | 11                 | 10  | 14  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR2 capture: CCI2A input, compare: Out2<br>Clock signal input – eUSCI_A0 SPI slave mode,<br>Clock signal output – eUSCI_A0 SPI master mode<br>Analog input A5 for ADC<br>Comparator input C5 |
| PJ.0/TDO/TB0OUTH/<br>SMCLK/SRSCG1/C6 | 12                 | 11  | 15  | I/O                | General-purpose digital I/O<br>Test data output port<br>Switch all PWM outputs high impedance input – TB0<br>SMCLK output<br>Low-Power Debug: CPU Status Register Bit SCG1<br>Comparator input C6                                                                           |
| PJ.1/TDI/TCLK/MCLK/<br>SRSCG0/C7     | 13                 | 12  | 16  | I/O                | General-purpose digital I/O<br>Test data input or test clock input<br>MCLK output<br>Low-Power Debug: CPU Status Register Bit SCG0<br>Comparator input C7                                                                                                                   |
| PJ.2/TMS/ACLK/<br>SROSCOFF/C8        | 14                 | 13  | 17  | I/O                | General-purpose digital I/O<br>Test mode select<br>ACLK output<br>Low-Power Debug: CPU Status Register Bit OSCOFF<br>Comparator input C8                                                                                                                                    |
| PJ.3/TCK/<br>SRCPUOFF/C9             | 15                 | 14  | 18  | I/O                | General-purpose digital I/O<br>Test clock<br>Low-Power Debug: CPU Status Register Bit CPUOFF<br>Comparator input C9                                                                                                                                                         |
| P4.0/A8                              | 16                 | 15  | N/A | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>Analog input A8 for ADC                                                                                                                                                                           |
| P4.1/A9                              | 17                 | 16  | N/A | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>Analog input A9 for ADC                                                                                                                                                                           |
| P4.2/A10                             | 18                 | N/A | N/A | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>Analog input A10 for ADC                                                                                                                                                                          |
| P4.3/A11                             | 19                 | N/A | N/A | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>Analog input A11 for ADC                                                                                                                                                                          |
| P2.5/TB0.0/UCA1TXD/<br>UCA1SIMO      | 20                 | 17  | 19  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR0 capture: CCI0B input, compare: Out0<br>Transmit data – eUSCI_A1 UART mode<br>Slave in, master out – eUSCI_A1 SPI mode                                                                    |

**Table 4-1. Signal Descriptions (continued)**

| TERMINAL                                        |                    |     |    | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                                                                                                                                     |
|-------------------------------------------------|--------------------|-----|----|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                            | NO. <sup>(2)</sup> |     |    |                    |                                                                                                                                                                                                                                                                                                                 |
|                                                 | RGZ                | RHA | DA |                    |                                                                                                                                                                                                                                                                                                                 |
| P2.6/TB0.1/UCA1RXD/<br>UCA1SOMI                 | 21                 | 18  | 20 | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR1 compare: Out1<br>Receive data – eUSCI_A1 UART mode<br>Slave out, master in – eUSCI_A1 SPI mode                                                                                                                               |
| TEST/SBWTK                                      | 22                 | 19  | 21 | I                  | Test mode pin – select digital I/O on JTAG pins<br>Spy-Bi-Wire input clock                                                                                                                                                                                                                                      |
| $\overline{\text{RST}}$ /NMI/SBWTDIO            | 23                 | 20  | 22 | I/O                | Reset input active low<br>Nonmaskable interrupt input<br>Spy-Bi-Wire data input/output                                                                                                                                                                                                                          |
| P2.0/TB0.6/UCA0TXD/<br>UCA0SIMO/TB0CLK/<br>ACLK | 24                 | 21  | 23 | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR6 capture: CCI6B input, compare: Out6<br>Transmit data – eUSCI_A0 UART mode<br>BSL Transmit (UART BSL)<br>Slave in, master out – eUSCI_A0 SPI mode<br>TB0 clock input<br>ACLK output                                           |
| P2.1/TB0.0/UCA0RXD/<br>UCA0SOMI/TB0.0           | 25                 | 22  | 24 | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR0 capture: CCI0A input, compare: Out0<br>Receive data – eUSCI_A0 UART mode<br>BSL receive (UART BSL)<br>Slave out, master in – eUSCI_A0 SPI mode<br>TB0 CCR0 capture: CCI0A input, compare: Out0                               |
| P2.2/TB0.2/UCB0CLK                              | 26                 | 23  | 25 | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR2 compare: Out2<br>Clock signal input – eUSCI_B0 SPI slave mode<br>Clock signal output – eUSCI_B0 SPI master mode                                                                                                              |
| P3.4/TB0.3/SMCLK                                | 27                 | 24  | 26 | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR3 capture: CCI3A input, compare: Out3<br>SMCLK output                                                                                                                                                                          |
| P3.5/TB0.4/COU $\overline{\text{T}}$            | 28                 | 25  | 27 | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR4 capture: CCI4A input, compare: Out4<br>Comparator output                                                                                                                                                                     |
| P3.6/TB0.5                                      | 29                 | 26  | 28 | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR5 capture: CCI5A input, compare: Out5                                                                                                                                                                                          |
| P3.7/TB0.6                                      | 30                 | 27  | 29 | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR6 capture: CCI6A input, compare: Out6                                                                                                                                                                                          |
| P1.6/TB0.3/UCB0SIMO/<br>UCB0SDA/TA0.0           | 31                 | 28  | 30 | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR3 capture: CCI3B input, compare: Out3<br>Slave in, master out – eUSCI_B0 SPI mode<br>I <sup>2</sup> C data – eUSCI_B0 I <sup>2</sup> C mode<br>BSL Data (I <sup>2</sup> C BSL)<br>TA0 CCR0 capture: CCI0A input, compare: Out0 |

**Table 4-1. Signal Descriptions (continued)**

| TERMINAL                              |                    |     |     | I/O <sup>(1)</sup> | DESCRIPTION                                                                                                                                                                                                                                                                                                       |
|---------------------------------------|--------------------|-----|-----|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                  | NO. <sup>(2)</sup> |     |     |                    |                                                                                                                                                                                                                                                                                                                   |
|                                       | RGZ                | RHA | DA  |                    |                                                                                                                                                                                                                                                                                                                   |
| P1.7/TB0.4/UCB0SOMI/<br>UCB0SCL/TA1.0 | 32                 | 29  | 31  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0 CCR4 capture: CCI4B input, compare: Out4<br>Slave out, master in – eUSCI_B0 SPI mode<br>I <sup>2</sup> C clock – eUSCI_B0 I <sup>2</sup> C mode<br>BSL clock (I <sup>2</sup> C BSL)<br>TA1 CCR0 capture: CCI0A input, compare: Out0 |
| P4.4/TB0.5                            | 33                 | 30  | 32  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TB0CCR5 capture: CCI5B input, compare: Out5                                                                                                                                                                                             |
| P4.5                                  | 34                 | N/A | N/A | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5                                                                                                                                                                                                                                            |
| P4.6                                  | 35                 | N/A | N/A | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5                                                                                                                                                                                                                                            |
| DVSS                                  | 36                 | 31  | 33  |                    | Digital ground supply                                                                                                                                                                                                                                                                                             |
| DVCC                                  | 37                 | 32  | 34  |                    | Digital power supply                                                                                                                                                                                                                                                                                              |
| P2.7                                  | 38                 | 33  | 35  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5                                                                                                                                                                                                                                            |
| P2.3/TA0.0/UCA1STE/<br>A6/C10         | 39                 | 34  | 36  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TA0 CCR0 capture: CCI0B input, compare: Out0<br>Slave transmit enable – eUSCI_A1 SPI mode<br>Analog input A6 for ADC<br>Comparator input C10                                                                                            |
| P2.4/TA1.0/UCA1CLK/<br>A7/C11         | 40                 | 35  | 37  | I/O                | General-purpose digital I/O with port interrupt and wakeup from LPMx.5<br>TA1 CCR0 capture: CCI0B input, compare: Out0<br>Clock signal input – eUSCI_A1 SPI slave mode<br>Clock signal output – eUSCI_A1 SPI master mode<br>Analog input A7 for ADC<br>Comparator input C11                                       |
| AVSS                                  | 41                 | 36  | 38  |                    | Analog ground supply                                                                                                                                                                                                                                                                                              |
| PJ.6/HFXIN                            | 42                 | 37  | 1   | I/O                | General-purpose digital I/O<br>Input for high-frequency crystal oscillator HFXT (in RHA and DA packages:<br>MSP430FR585x devices only)                                                                                                                                                                            |
| PJ.7/HFXOUT                           | 43                 | 38  | 2   | I/O                | General-purpose digital I/O<br>Output for high-frequency crystal oscillator HFXT (in RHA and DA packages:<br>MSP430FR585x devices only)                                                                                                                                                                           |
| AVSS                                  | 44                 | N/A | N/A |                    | Analog ground supply                                                                                                                                                                                                                                                                                              |
| PJ.4/LFXIN                            | 45                 | 37  | 1   | I/O                | General-purpose digital I/O<br>Input for low-frequency crystal oscillator LFXT (in RHA and DA packages:<br>MSP430FR584x devices only)                                                                                                                                                                             |
| PJ.5/LFXOUT                           | 46                 | 38  | 2   | I/O                | General-purpose digital I/O<br>Output of low-frequency crystal oscillator LFXT (in RHA and DA packages:<br>MSP430FR584x devices only)                                                                                                                                                                             |
| AVSS                                  | 47                 | 39  | 3   |                    | Analog ground supply                                                                                                                                                                                                                                                                                              |
| AVCC                                  | 48                 | 40  | 4   |                    | Analog power supply                                                                                                                                                                                                                                                                                               |
| QFN Pad                               | Pad                | Pad | N/A |                    | QFN package exposed thermal pad. TI recommends connection to V <sub>SS</sub> .                                                                                                                                                                                                                                    |

### 4.3 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and diagrams of the multiplexed ports, see [§ 6.11](#).

### 4.4 Connection of Unused Pins

[Table 4-2](#) lists the correct termination of all unused pins.

**Table 4-2. Connection of Unused Pins<sup>(1)</sup>**

| PIN                                          | POTENTIAL                           | COMMENT                                                                                                                                                                                                               |
|----------------------------------------------|-------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| AVCC                                         | DV <sub>CC</sub>                    |                                                                                                                                                                                                                       |
| AVSS                                         | DV <sub>SS</sub>                    |                                                                                                                                                                                                                       |
| Px.0 to Px.7                                 | Open                                | Set to port function, output direction (PxDIR.n = 1)                                                                                                                                                                  |
| RST/NMI                                      | DV <sub>CC</sub> or V <sub>CC</sub> | 47-kΩ pullup or internal pullup selected with 2.2-nF (10-nF <sup>(2)</sup> ) pulldown                                                                                                                                 |
| PJ.0/TDO<br>PJ.1/TDI<br>PJ.2/TMS<br>PJ.3/TCK | Open                                | The JTAG pins are shared with general-purpose I/O function (PJ.x). If not used as JTAG pins, these pins should be switched to port function, output direction. When used as JTAG pins, these pins should remain open. |
| TEST                                         | Open                                | This pin always has an internal pulldown enabled.                                                                                                                                                                     |

- (1) Any unused pin with a secondary function that is shared with general-purpose I/O should follow the Px.0 to Px.7 unused pin connection guidelines.
- (2) The pulldown capacitor should not exceed 2.2 nF when using devices in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers. If JTAG or Spy-Bi-Wire access is not needed, up to a 10-nF pulldown capacitor may be used.



## 5 Specifications

### 5.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                                                              | MIN  | MAX                                  | UNIT |
|--------------------------------------------------------------|------|--------------------------------------|------|
| Voltage applied at DVCC and AVCC pins to V <sub>SS</sub>     | −0.3 | 4.1                                  | V    |
| Voltage difference between DVCC and AVCC pins <sup>(2)</sup> |      | ±0.3                                 | V    |
| Voltage applied to any pin <sup>(3)</sup>                    | −0.3 | V <sub>CC</sub> + 0.3 V<br>(4.1 Max) | V    |
| Diode current at any device pin                              |      | ±2                                   | mA   |
| Storage temperature, T <sub>stg</sub> <sup>(4)</sup>         | −40  | 125                                  | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Voltage differences between DVCC and AVCC exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.
- (3) All voltages referenced to V<sub>SS</sub>.
- (4) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

### 5.2 ESD Ratings

|                                            |                                                                                | VALUE | UNIT |
|--------------------------------------------|--------------------------------------------------------------------------------|-------|------|
| V <sub>(ESD)</sub> Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±1000 | V    |
|                                            | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±250  |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

### 5.3 Recommended Operating Conditions

Typical data are based on V<sub>CC</sub> = 3.0 V, T<sub>A</sub> = 25°C (unless otherwise noted)

|                     |                                                                               | MIN                                                   | NOM | MAX               | UNIT |
|---------------------|-------------------------------------------------------------------------------|-------------------------------------------------------|-----|-------------------|------|
| V <sub>CC</sub>     | Supply voltage range applied at all DVCC and AVCC pins <sup>(1) (2) (3)</sup> | 1.8 <sup>(4)</sup>                                    |     | 3.6               | V    |
| V <sub>SS</sub>     | Supply voltage applied at all DVSS and AVSS pins                              |                                                       | 0   |                   | V    |
| T <sub>A</sub>      | Operating free-air temperature                                                | −40                                                   |     | 85                | °C   |
| T <sub>J</sub>      | Operating junction temperature                                                | −40                                                   |     | 85                | °C   |
| C <sub>DVCC</sub>   | Capacitor value at DVCC <sup>(5)</sup>                                        | 1                                                     | 20% |                   | μF   |
| f <sub>SYSTEM</sub> | Processor frequency (maximum MCLK frequency) <sup>(6)</sup>                   | No FRAM wait states<br>(NWAITSx = 0)                  |     | 8 <sup>(7)</sup>  | MHz  |
|                     |                                                                               | With FRAM wait states<br>(NWAITSx = 1) <sup>(8)</sup> |     | 16 <sup>(9)</sup> |      |
| f <sub>ACLK</sub>   | Maximum ACLK frequency                                                        |                                                       |     | 50                | kHz  |
| f <sub>SMCLK</sub>  | Maximum SMCLK frequency                                                       |                                                       |     | 16 <sup>(9)</sup> | MHz  |

- (1) TI recommends powering AVCC and DVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in [Absolute Maximum Ratings](#). Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.
- (2) See [Table 5-1](#) for additional important information.
- (3) Modules may have a different supply voltage range specification. See the specification of the respective module in this data sheet.
- (4) The minimum supply voltage is defined by the supervisor SVS levels. See [Table 5-2](#) for the values.
- (5) Connect a low-ESR capacitor with at least the value specified and a maximum tolerance of 20% as close as possible to the DVCC pin.
- (6) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.
- (7) DCO settings and HF crystals with a typical value less or equal the specified MAX value are permitted.
- (8) Wait states only occur on actual FRAM accesses; that is, on FRAM cache misses. RAM and peripheral accesses are always executed without wait states.
- (9) DCO settings and HF crystals with a typical value less or equal the specified MAX value are permitted. If a clock sources with a larger typical value is used, the clock must be divided in the clock system.

## 5.4 Active Mode Supply Current Into $V_{CC}$ Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)<sup>(1) (2)</sup>

| PARAMETER                                                    | EXECUTION MEMORY             | V <sub>CC</sub> | FREQUENCY (f <sub>MCLK</sub> = f <sub>SMCLK</sub> ) |     |                                         |     |                                         |      |                                          |      |                                          |      | UNIT |
|--------------------------------------------------------------|------------------------------|-----------------|-----------------------------------------------------|-----|-----------------------------------------|-----|-----------------------------------------|------|------------------------------------------|------|------------------------------------------|------|------|
|                                                              |                              |                 | 1 MHz<br>0 wait states<br>(NWAITSx = 0)             |     | 4 MHz<br>0 wait states<br>(NWAITSx = 0) |     | 8 MHz<br>0 wait states<br>(NWAITSx = 0) |      | 12 MHz<br>1 wait states<br>(NWAITSx = 1) |      | 16 MHz<br>1 wait states<br>(NWAITSx = 1) |      |      |
|                                                              |                              |                 | TYP                                                 | MAX | TYP                                     | MAX | TYP                                     | MAX  | TYP                                      | MAX  | TYP                                      | MAX  |      |
| I <sub>AM, FRAM_UNI</sub><br>(Unified memory) <sup>(3)</sup> | FRAM                         | 3.0 V           | 210                                                 |     | 640                                     |     | 1220                                    |      | 1475                                     |      | 1845                                     |      | μA   |
| I <sub>AM, FRAM</sub> (0%) <sup>(4) (5)</sup>                | FRAM<br>0% cache hit ratio   | 3.0 V           | 370                                                 |     | 1280                                    |     | 2510                                    |      | 2080                                     |      | 2650                                     |      | μA   |
| I <sub>AM, FRAM</sub> (50%) <sup>(4) (5)</sup>               | FRAM<br>50% cache hit ratio  | 3.0 V           | 240                                                 |     | 745                                     |     | 1440                                    |      | 1575                                     |      | 1990                                     |      | μA   |
| I <sub>AM, FRAM</sub> (66%) <sup>(4) (5)</sup>               | FRAM<br>66% cache hit ratio  | 3.0 V           | 200                                                 |     | 560                                     |     | 1070                                    |      | 1300                                     |      | 1620                                     |      | μA   |
| I <sub>AM, FRAM</sub> (75%) <sup>(4) (5)</sup>               | FRAM<br>75% cache hit ratio  | 3.0 V           | 170                                                 | 255 | 480                                     |     | 890                                     | 1085 | 1155                                     | 1310 | 1420                                     | 1620 | μA   |
| I <sub>AM, FRAM</sub> (100%) <sup>(4) (5)</sup>              | FRAM<br>100% cache hit ratio | 3.0 V           | 110                                                 |     | 235                                     |     | 420                                     |      | 640                                      |      | 730                                      |      | μA   |
| I <sub>AM, RAM</sub> <sup>(6)</sup>                          | RAM                          | 3.0 V           | 130                                                 |     | 320                                     |     | 585                                     |      | 890                                      |      | 1070                                     |      | μA   |
| I <sub>AM, RAM</sub> only <sup>(7) (5)</sup>                 | RAM                          | 3.0 V           | 100                                                 | 180 | 290                                     |     | 555                                     |      | 860                                      |      | 1040                                     | 1300 | μA   |

(1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

(2) Characterized with program executing typical data processing.

$f_{ACLK} = 32768$  Hz,  $f_{MCLK} = f_{SMCLK} = f_{DCO}$  at specified frequency, except for 12 MHz. For 12 MHz,  $f_{DCO} = 24$  MHz and  $f_{MCLK} = f_{SMCLK} = f_{DCO}/2$ .

At MCLK frequencies above 8 MHz, the FRAM requires wait states. When wait states are required, the effective MCLK frequency ( $f_{MCLK,eff}$ ) decreases. The effective MCLK frequency also depends on the cache hit ratio. SMCLK is not affected by the number of wait states or the cache hit ratio.

The following equation can be used to compute  $f_{MCLK,eff}$ :

$$f_{MCLK,eff} = f_{MCLK} / [\text{wait states} \times (1 - \text{cache hit ratio}) + 1]$$

For example, with 1 wait state and 75% cache hit ratio,  $f_{MCLK,eff} = f_{MCLK} / [1 \times (1 - 0.75) + 1] = f_{MCLK} / 1.25$ .

(3) Represents typical program execution. Program and data reside entirely in FRAM. All execution is from FRAM.


(4) Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache hit ratio represents number cache accesses divided by the total number of FRAM accesses. For example, a 75% ratio implies three of every four accesses is from cache, and the remaining are FRAM accesses.

(5) See [Figure 5-1](#) for typical curves. Each characteristic equation shown in the graph is computed using the least squares method for best linear fit using the typical data from [Section 5.4](#).

(6) Program and data reside entirely in RAM. All execution is from RAM.

(7) Program and data reside entirely in RAM. All execution is from RAM. FRAM is off.

## 5.5 Typical Characteristics – Active Mode Supply Currents



NOTE: I(AM, cache hit ratio): Program resides in FRAM. Data resides in SRAM. Average current dissipation varies with cache hit-to-miss ratio as specified. Cache hit ratio represents number cache accesses divided by the total number of FRAM accesses. For example, a 75% ratio implies three of every four accesses is from cache, and the remaining are FRAM accesses.

NOTE: I(AM, RAMonly): Program and data reside entirely in RAM. All execution is from RAM. FRAM is off.

**Figure 5-1. Typical Active Mode Supply Currents vs MCLK frequency, No Wait States**

## 5.6 Low-Power Mode (LPM0, LPM1) Supply Currents Into V<sub>CC</sub> Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)<sup>(1)</sup> <sup>(2)</sup>

| PARAMETER         | V <sub>CC</sub> | FREQUENCY (f <sub>SMCLK</sub> ) |     |       |     |       |     |        |     |        |     | UNIT |
|-------------------|-----------------|---------------------------------|-----|-------|-----|-------|-----|--------|-----|--------|-----|------|
|                   |                 | 1 MHz                           |     | 4 MHz |     | 8 MHz |     | 12 MHz |     | 16 MHz |     |      |
|                   |                 | TYP                             | MAX | TYP   | MAX | TYP   | MAX | TYP    | MAX | TYP    | MAX |      |
| I <sub>LPM0</sub> | 2.2 V           | 70                              |     | 95    |     | 150   |     | 250    |     | 215    |     | μA   |
|                   | 3.0 V           | 80                              | 115 | 105   |     | 160   |     | 260    |     | 225    | 260 |      |
| I <sub>LPM1</sub> | 2.2 V           | 35                              |     | 60    |     | 115   |     | 215    |     | 180    |     | μA   |
|                   | 3.0 V           | 35                              | 60  | 60    |     | 115   |     | 215    |     | 180    | 205 |      |

(1) All inputs are tied to 0 V or to V<sub>CC</sub>. Outputs do not source or sink any current.

(2) Current for watchdog timer clocked by SMCLK included.

f<sub>ACLK</sub> = 32768 Hz, f<sub>MCLK</sub> = 0 MHz, f<sub>SMCLK</sub> = f<sub>DCO</sub> at specified frequency, except for 12 MHz. For 12 MHz, f<sub>DCO</sub> = 24 MHz and f<sub>SMCLK</sub> = f<sub>DCO</sub> / 2.

## 5.7 Low-Power Mode (LPM2, LPM3, LPM4) Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) <sup>(1)</sup>

| PARAMETER                                                                                                                        | $V_{CC}$ | -40°C |     | 25°C |     | 60°C |     | 85°C |      | UNIT    |
|----------------------------------------------------------------------------------------------------------------------------------|----------|-------|-----|------|-----|------|-----|------|------|---------|
|                                                                                                                                  |          | TYP   | MAX | TYP  | MAX | TYP  | MAX | TYP  | MAX  |         |
| $I_{LPM2,XT12}$ Low-power mode 2, 12-pF crystal <sup>(2) (3) (4)</sup>                                                           | 2.2 V    | 0.5   |     | 0.9  |     | 2.2  |     | 6.1  |      | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.5   |     | 0.9  | 1.8 | 2.2  |     | 6.1  | 17   |         |
| $I_{LPM2,XT3.7}$ Low-power mode 2, 3.7-pF crystal <sup>(2) (5) (4)</sup>                                                         | 2.2 V    | 0.5   |     | 0.9  |     | 2.2  |     | 6.0  |      | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.5   |     | 0.9  |     | 2.2  |     | 6.0  |      |         |
| $I_{LPM2,VLO}$ Low-power mode 2, VLO, includes SVS <sup>(6)</sup>                                                                | 2.2 V    | 0.3   |     | 0.7  |     | 1.9  |     | 5.8  |      | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.3   |     | 0.7  | 1.6 | 1.9  |     | 5.8  | 16.7 |         |
| $I_{LPM3,XT12}$ Low-power mode 3, 12-pF crystal, excludes SVS <sup>(2) (3) (7)</sup>                                             | 2.2 V    | 0.5   |     | 0.6  |     | 0.9  |     | 1.85 |      | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.5   |     | 0.6  | 0.9 | 0.9  |     | 1.85 | 4.9  |         |
| $I_{LPM3,XT3.7}$ Low-power mode 3, 3.7-pF crystal, excludes SVS <sup>(2) (5) (8)</sup><br>(also see <a href="#">Figure 5-2</a> ) | 2.2 V    | 0.4   |     | 0.5  |     | 0.8  |     | 1.7  |      | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.4   |     | 0.5  |     | 0.8  |     | 1.7  |      |         |
| $I_{LPM3,VLO}$ Low-power mode 3, VLO, excludes SVS <sup>(9)</sup>                                                                | 2.2 V    | 0.3   |     | 0.4  |     | 0.7  |     | 1.6  |      | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.3   |     | 0.4  | 0.7 | 0.7  |     | 1.6  | 4.7  |         |
| $I_{LPM4,SVS}$ Low-power mode 4, includes SVS <sup>(10)</sup><br>(also see <a href="#">Figure 5-3</a> )                          | 2.2 V    | 0.4   |     | 0.5  |     | 0.8  |     | 1.7  |      | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.4   |     | 0.5  | 0.8 | 0.8  |     | 1.7  | 4.8  |         |
| $I_{LPM4}$ Low-power mode 4, excludes SVS <sup>(11)</sup>                                                                        | 2.2 V    | 0.2   |     | 0.3  |     | 0.6  |     | 1.5  |      | $\mu A$ |
|                                                                                                                                  | 3.0 V    | 0.2   |     | 0.3  | 0.6 | 0.6  |     | 1.5  | 4.6  |         |

- (1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.
- (2) Not applicable for devices with HF crystal oscillator only.
- (3) Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5-pF load.
- (4) Low-power mode 2, crystal oscillator test conditions:  
Current for watchdog timer clocked by ACLK and RTC clocked by XT1 are included. Current for brownout and SVS are included.  
CPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),  
 $f_{XT1}$  = 32768 Hz,  $f_{ACLK}$  =  $f_{XT1}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (5) Characterized with a SSP-T7-FL (SMD) crystal with a load capacitance of 3.7 pF. The internal and external load capacitance are chosen to closely match the required 3.7-pF load.
- (6) Low-power mode 2, VLO test conditions:  
Current for watchdog timer clocked by ACLK is included. RTC disabled (RTCHOLD = 1). Current for brownout and SVS are included.  
CPUOFF = 1, SCG0 = 0 SCG1 = 1, OSCOFF = 0 (LPM2),  
 $f_{XT1}$  = 0 Hz,  $f_{ACLK}$  =  $f_{VLO}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (7) Low-power mode 3, 12-pF crystal, excludes SVS test conditions:  
Current for watchdog timer clocked by ACLK and RTC clocked by XT1 are included. Current for brownout is included. SVS disabled (SVSHE = 0).  
CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),  
 $f_{XT1}$  = 32768 Hz,  $f_{ACLK}$  =  $f_{XT1}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (8) Low-power mode 3, 3.7-pF crystal, excludes SVS test conditions:  
Current for watchdog timer clocked by ACLK and RTC clocked by XT1 are included. Current for brownout is included. SVS disabled (SVSHE = 0).  
CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),  
 $f_{XT1}$  = 32768 Hz,  $f_{ACLK}$  =  $f_{XT1}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (9) Low-power mode 3, VLO, excludes SVS test conditions:  
Current for watchdog timer clocked by ACLK is included. RTC disabled (RTCHOLD = 1). Current for brownout is included. SVS is disabled (SVSHE = 0).  
CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 0 (LPM3),  
 $f_{XT1}$  = 0 Hz,  $f_{ACLK}$  =  $f_{VLO}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (10) Low-power mode 4, includes SVS test conditions:  
Current for brownout and SVS are included (SVSHE = 1).  
CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),  
 $f_{XT1}$  = 0 Hz,  $f_{ACLK}$  = 0 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (11) Low-power mode 4, excludes SVS test conditions:  
Current for brownout is included. SVS is disabled (SVSHE = 0).  
CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPM4),  
 $f_{XT1}$  = 0 Hz,  $f_{ACLK}$  = 0 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

## Low-Power Mode (LPM2, LPM3, LPM4) Supply Currents (Into $V_{CC}$ ) Excluding External Current (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) <sup>(1)</sup>

| PARAMETER                                                                                                                   | $V_{CC}$ | –40°C |     | 25°C  |     | 60°C |     | 85°C |     | UNIT    |
|-----------------------------------------------------------------------------------------------------------------------------|----------|-------|-----|-------|-----|------|-----|------|-----|---------|
|                                                                                                                             |          | TYP   | MAX | TYP   | MAX | TYP  | MAX | TYP  | MAX |         |
| $I_{IDLE,GroupA}$<br>Additional idle current if one or more modules from Group A (see 表 6-3) are activated in LPM3 or LPM4. | 3.0V     |       |     | 0.02  |     |      |     | 0.33 | 1.3 | $\mu A$ |
| $I_{IDLE,GroupB}$<br>Additional idle current if one or more modules from Group B (see 表 6-3) are activated in LPM3 or LPM4  | 3.0V     |       |     | 0.015 |     |      |     | 0.25 | 1.0 | $\mu A$ |

## 5.8 Low-Power Mode (LPM3.5, LPM4.5) Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) <sup>(1)</sup>

| PARAMETER                                                                                                         | $V_{CC}$ | –40°C |     | 25°C |     | 60°C |     | 85°C |      | UNIT    |
|-------------------------------------------------------------------------------------------------------------------|----------|-------|-----|------|-----|------|-----|------|------|---------|
|                                                                                                                   |          | TYP   | MAX | TYP  | MAX | TYP  | MAX | TYP  | MAX  |         |
| $I_{LPM3.5,XT12}$<br>Low-power mode 3.5, 12-pF crystal, includes SVS <sup>(2)(3)(4)</sup>                         | 2.2 V    | 0.4   |     | 0.45 |     | 0.5  |     | 0.7  |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.4   |     | 0.45 | 0.7 | 0.5  |     | 0.7  | 1.2  |         |
| $I_{LPM3.5,XT3.7}$<br>Low-power mode 3.5, 3.7-pF crystal, excludes SVS <sup>(2)(5)(6)</sup> (also see Figure 5-4) | 2.2 V    | 0.2   |     | 0.25 |     | 0.3  |     | 0.45 |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.2   |     | 0.25 |     | 0.3  |     | 0.5  |      |         |
| $I_{LPM4.5,SVS}$<br>Low-power mode 4.5, includes SVS <sup>(7)</sup> (also see Figure 5-5)                         | 2.2 V    | 0.2   |     | 0.2  |     | 0.2  |     | 0.3  |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.2   |     | 0.2  | 0.4 | 0.2  |     | 0.3  | 0.55 |         |
| $I_{LPM4.5}$<br>Low-power mode 4.5, excludes SVS <sup>(8)</sup> (also see Figure 5-5)                             | 2.2 V    | 0.02  |     | 0.02 |     | 0.02 |     | 0.08 |      | $\mu A$ |
|                                                                                                                   | 3.0 V    | 0.02  |     | 0.02 |     | 0.02 |     | 0.08 | 0.35 |         |

- (1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.
- (2) Not applicable for devices with HF crystal oscillator only.
- (3) Characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5-pF load.
- (4) Low-power mode 3.5, 12-pF crystal, includes SVS test conditions:  
Current for RTC clocked by XT1 is included. Current for brownout and SVS are included (SVSHE = 1). Core regulator is disabled.  
PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1}$  = 32768 Hz,  $f_{ACLK}$  =  $f_{XT1}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (5) Characterized with a SSP-T7-FL (SMD) crystal with a load capacitance of 3.7 pF. The internal and external load capacitance are chosen to closely match the required 3.7-pF load.
- (6) Low-power mode 3.5, 3.7-pF crystal, excludes SVS test conditions:  
Current for RTC clocked by XT1 is included. Current for brownout is included. SVS is disabled (SVSHE = 0). Core regulator is disabled.  
PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1}$  = 32768 Hz,  $f_{ACLK}$  =  $f_{XT1}$ ,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (7) Low-power mode 4.5, includes SVS test conditions:  
Current for brownout and SVS are included (SVSHE = 1). Core regulator is disabled.  
PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1}$  = 0 Hz,  $f_{ACLK}$  = 0 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz
- (8) Low-power mode 4.5, excludes SVS test conditions:  
Current for brownout is included. SVS is disabled (SVSHE = 0). Core regulator is disabled.  
PMMREGOFF = 1, CPUOFF = 1, SCG0 = 1 SCG1 = 1, OSCOFF = 1 (LPMx.5),  
 $f_{XT1}$  = 0 Hz,  $f_{ACLK}$  = 0 Hz,  $f_{MCLK}$  =  $f_{SMCLK}$  = 0 MHz

## 5.9 Typical Characteristics, Low-Power Mode Supply Currents




Figure 5-2. LPM3,XT3.7 Supply Current vs Temperature




Figure 5-3. LPM4,SVS Supply Current vs Temperature




Figure 5-4. LPM3.5,XT3.7 Supply Current vs Temperature




Figure 5-5. LPM4.5 Supply Current vs Temperature

## 5.10 Typical Characteristics, Current Consumption per Module<sup>(1)</sup>

| MODULE  | TEST CONDITIONS                     | REFERENCE CLOCK    | MIN | TYP | MAX | UNIT   |
|---------|-------------------------------------|--------------------|-----|-----|-----|--------|
| Timer_A |                                     | Module input clock |     | 3   |     | μA/MHz |
| Timer_B |                                     | Module input clock |     | 5   |     | μA/MHz |
| eUSCI_A | UART mode                           | Module input clock |     | 5.5 |     | μA/MHz |
| eUSCI_A | SPI mode                            | Module input clock |     | 3.5 |     | μA/MHz |
| eUSCI_B | SPI mode                            | Module input clock |     | 3.5 |     | μA/MHz |
| eUSCI_B | I <sup>2</sup> C mode, 100 kbaud    | Module input clock |     | 3.5 |     | μA/MHz |
| RTC_B   |                                     | 32 kHz             |     | 100 |     | nA     |
| MPY     | Only from start to end of operation | MCLK               |     | 25  |     | μA/MHz |
| CRC     | Only from start to end of operation | MCLK               |     | 2.5 |     | μA/MHz |

(1) For other module currents not listed here, see the module specific parameter sections.

## 5.11 Thermal Resistance Characteristics

| THERMAL METRIC          |                                                                  | PACKAGE       | VALUE | UNIT |
|-------------------------|------------------------------------------------------------------|---------------|-------|------|
| θ <sub>JA</sub>         | Junction-to-ambient thermal resistance, still air <sup>(1)</sup> | QFN-48 (RGZ)  | 30.6  | °C/W |
| θ <sub>JC(TOP)</sub>    | Junction-to-case (top) thermal resistance <sup>(2)</sup>         |               | 17.2  | °C/W |
| θ <sub>JB</sub>         | Junction-to-board thermal resistance <sup>(3)</sup>              |               | 7.2   | °C/W |
| Ψ <sub>JB</sub>         | Junction-to-board thermal characterization parameter             |               | 7.2   | °C/W |
| Ψ <sub>JT</sub>         | Junction-to-top thermal characterization parameter               |               | 0.2   | °C/W |
| θ <sub>JC(BOTTOM)</sub> | Junction-to-case (bottom) thermal resistance <sup>(4)</sup>      |               | 1.2   | °C/W |
| θ <sub>JA</sub>         | Junction-to-ambient thermal resistance, still air <sup>(1)</sup> | QFN-40 (RHA)  | 30.1  | °C/W |
| θ <sub>JC(TOP)</sub>    | Junction-to-case (top) thermal resistance <sup>(2)</sup>         |               | 18.7  | °C/W |
| θ <sub>JB</sub>         | Junction-to-board thermal resistance <sup>(3)</sup>              |               | 6.4   | °C/W |
| Ψ <sub>JB</sub>         | Junction-to-board thermal characterization parameter             |               | 6.3   | °C/W |
| Ψ <sub>JT</sub>         | Junction-to-top thermal characterization parameter               |               | 0.3   | °C/W |
| θ <sub>JC(BOTTOM)</sub> | Junction-to-case (bottom) thermal resistance <sup>(4)</sup>      |               | 1.5   | °C/W |
| θ <sub>JA</sub>         | Junction-to-ambient thermal resistance, still air <sup>(1)</sup> | TSSOP-38 (DA) | 65.5  | °C/W |
| θ <sub>JC(TOP)</sub>    | Junction-to-case (top) thermal resistance <sup>(2)</sup>         |               | 12.5  | °C/W |
| θ <sub>JB</sub>         | Junction-to-board thermal resistance <sup>(3)</sup>              |               | 32.3  | °C/W |
| Ψ <sub>JB</sub>         | Junction-to-board thermal characterization parameter             |               | 31.8  | °C/W |
| Ψ <sub>JT</sub>         | Junction-to-top thermal characterization parameter               |               | 0.3   | °C/W |
| θ <sub>JC(BOTTOM)</sub> | Junction-to-case (bottom) thermal resistance <sup>(4)</sup>      |               | N/A   | °C/W |

- (1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



## 5.12 Timing and Switching Characteristics

### 5.12.1 Power Supply Sequencing

TI recommends powering AVCC and DVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in [Absolute Maximum Ratings](#). Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

At power up, the device does not start executing code before the supply voltage reaches  $V_{SVSH+}$  if the supply rises monotonically to this level.

表 5-1 lists the reset power ramp requirements.

表 5-1. Brownout and Device Reset Power Ramp Requirements

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                   | TEST CONDITIONS                        | MIN  | TYP | MAX  | UNIT |
|-------------------------------------------------------------|----------------------------------------|------|-----|------|------|
| $V_{VCC\_BOR-}$ Brownout power-down level <sup>(1)(2)</sup> | $ dV_{CC}/dt  < 3 \text{ V/s}^{(3)}$   | 0.7  |     | 1.66 | V    |
|                                                             | $ dV_{CC}/dt  > 300 \text{ V/s}^{(3)}$ | 0    |     |      | V    |
| $V_{VCC\_BOR+}$ Brownout power-up level <sup>(2)</sup>      | $ dV_{CC}/dt  < 3 \text{ V/s}^{(4)}$   | 0.79 |     | 1.68 | V    |

- (1) In case of a supply voltage brownout, the device supply voltages need to ramp down to the specified brownout power-down level  $V_{VCC\_BOR-}$  before the voltage is ramped up again to ensure a reliable device start-up and performance according to the data sheet including the correct operation of the on-chip SVS module.
- (2) Fast supply voltage changes can trigger a BOR reset even within the recommended supply voltage range. To avoid unwanted BOR resets, the supply voltage must change by less than 0.05 V per microsecond ( $\pm 0.05 \text{ V}/\mu\text{s}$ ). Following the data sheet recommendation for capacitor  $C_{DVCC}$  should limit the slopes accordingly.
- (3) The brownout levels are measured with a slowly changing supply. With faster slopes the MIN level required to reset the device properly can decrease to 0 V. Use the graph in 图 5-6 to estimate the  $V_{VCC\_BOR-}$  level based on the down slope of the supply voltage. After removing VCC the down slope can be estimated based on the current consumption and the capacitance on DVCC:  $dV/dt = I/C$  with  $dV/dt$ : slope, I: current, C: capacitance.
- (4) The brownout levels are measured with a slowly changing supply.




图 5-6. Brownout Power-Down Level vs Supply Voltage Down Slope



表 5-2 lists the characteristics of the SVS.

**表 5-2. SVS**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER         |                                                       | TEST CONDITIONS                            | MIN  | TYP  | MAX  | UNIT          |
|-------------------|-------------------------------------------------------|--------------------------------------------|------|------|------|---------------|
| $I_{SVSH,LPM}$    | SVS <sub>H</sub> current consumption, low power modes |                                            |      | 170  | 300  | nA            |
| $V_{SVSH-}$       | SVS <sub>H</sub> power-down level <sup>(1)</sup>      |                                            | 1.75 | 1.80 | 1.85 | V             |
| $V_{SVSH+}$       | SVS <sub>H</sub> power-up level <sup>(1)</sup>        |                                            | 1.77 | 1.88 | 1.99 | V             |
| $V_{SVSH\_hys}$   | SVS <sub>H</sub> hysteresis                           |                                            | 40   |      | 120  | mV            |
| $t_{PD,SVSH, AM}$ | SVS <sub>H</sub> propagation delay, active mode       | $dV_{VCC}/dt = -10 \text{ mV}/\mu\text{s}$ |      |      | 10   | $\mu\text{s}$ |

(1) For additional information, see the [Dynamic Voltage Scaling Power Solution for MSP430 Devices With Single-Channel LDO Reference Design](#).

### 5.12.2 Reset Timing

Table 5-11 lists the required reset input timing.

**表 5-3. Reset Input**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|             |                                                                  | $V_{CC}$     | MIN | MAX | UNIT          |
|-------------|------------------------------------------------------------------|--------------|-----|-----|---------------|
| $t_{(RST)}$ | External reset pulse duration on $\overline{RST}$ <sup>(1)</sup> | 2.2 V, 3.0 V | 2   |     | $\mu\text{s}$ |

(1) Not applicable if  $\overline{RST}/NMI$  pin configured as NMI.

### 5.12.3 Clock Specifications

Table 5-4 lists the characteristics of the LFXT.

**Table 5-4. Low-Frequency Crystal Oscillator, LFXT<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER              |                                                                   | TEST CONDITIONS                                                                                                                      | V <sub>CC</sub> | MIN     | TYP    | MAX | UNIT |
|------------------------|-------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|-----------------|---------|--------|-----|------|
| I <sub>VCC,LFXT</sub>  | Current consumption                                               | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {0},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 3.7 pF, ESR ≈ 44 kΩ  | 3.0 V           | 180     |        |     | nA   |
|                        |                                                                   | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {1},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 6 pF, ESR ≈ 40 kΩ    |                 | 185     |        |     |      |
|                        |                                                                   | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {2},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 9 pF, ESR ≈ 40 kΩ    |                 | 225     |        |     |      |
|                        |                                                                   | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {3},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 12.5 pF, ESR ≈ 40 kΩ |                 | 330     |        |     |      |
| f <sub>LFXT</sub>      | LFXT oscillator crystal frequency                                 | LFXTBYPASS = 0                                                                                                                       |                 | 32768   |        |     | Hz   |
| DC <sub>LFXT</sub>     | LFXT oscillator duty cycle                                        | Measured at ACLK,<br>f <sub>LFXT</sub> = 32768 Hz                                                                                    |                 | 30% 70% |        |     |      |
| f <sub>LFXT,SW</sub>   | LFXT oscillator logic-level square-wave input frequency           | LFXTBYPASS = 1 <sup>(2) (3)</sup>                                                                                                    |                 | 10.5    | 32.768 | 50  | kHz  |
| DC <sub>LFXT, SW</sub> | LFXT oscillator logic-level square-wave input duty cycle          | LFXTBYPASS = 1                                                                                                                       |                 | 30% 70% |        |     |      |
| OA <sub>LFXT</sub>     | Oscillation allowance for LF crystals <sup>(4)</sup>              | LFXTBYPASS = 0, LFXTDRIVE = {1},<br>f <sub>LFXT</sub> = 32768 Hz, C <sub>L,eff</sub> = 6 pF                                          |                 | 210     |        |     | kΩ   |
|                        |                                                                   | LFXTBYPASS = 0, LFXTDRIVE = {3},<br>f <sub>LFXT</sub> = 32768 Hz, C <sub>L,eff</sub> = 12.5 pF                                       |                 | 300     |        |     |      |
| C <sub>LFXIN</sub>     | Integrated load capacitance at LFXIN terminal <sup>(5) (6)</sup>  |                                                                                                                                      |                 | 2       |        |     | pF   |
| C <sub>LFXOUT</sub>    | Integrated load capacitance at LFXOUT terminal <sup>(5) (6)</sup> |                                                                                                                                      |                 | 2       |        |     | pF   |

- (1) To improve EMI on the LFXT oscillator, observe the following guidelines.
  - Keep the trace between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins LFXIN and LFXOUT.
  - Avoid running PCB traces underneath or adjacent to the LFXIN and LFXOUT pins.
  - Use assembly materials and processes that avoid any parasitic load on the oscillator LFXIN and LFXOUT pins.
  - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet. Duty cycle requirements are defined by DC<sub>LFXT, SW</sub>.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
  - For LFXTDRIVE = {0}, C<sub>L,eff</sub> = 3.7 pF.
  - For LFXTDRIVE = {1}, C<sub>L,eff</sub> = 6 pF
  - For LFXTDRIVE = {2}, 6 pF ≤ C<sub>L,eff</sub> ≤ 9 pF
  - For LFXTDRIVE = {3}, 9 pF ≤ C<sub>L,eff</sub> ≤ 12.5 pF
- (5) This represents all the parasitic capacitance present at the LFXIN and LFXOUT terminals, respectively, including parasitic bond and package capacitance. The effective load capacitance, C<sub>L,eff</sub> can be computed as C<sub>IN</sub> × C<sub>OUT</sub> / (C<sub>IN</sub> + C<sub>OUT</sub>), where C<sub>IN</sub> and C<sub>OUT</sub> are the total capacitance at the LFXIN and LFXOUT terminals, respectively.
- (6) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12.5 pF. Maximum shunt capacitance of 1.6 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective load capacitance of the selected crystal is met.

**Table 5-4. Low-Frequency Crystal Oscillator, LFXT<sup>(1)</sup> (continued)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                             | TEST CONDITIONS                                                                                                         | V <sub>CC</sub> | MIN | TYP  | MAX  | UNIT |
|-----------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------|-----------------|-----|------|------|------|
| t <sub>START,LFXT</sub> Start-up time <sup>(7)</sup>                  | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {0},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 3.7 pF  | 3.0 V           |     | 800  |      | ms   |
|                                                                       | f <sub>OSC</sub> = 32768 Hz,<br>LFXTBYPASS = 0, LFXTDRIVE = {3},<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 12.5 pF | 3.0 V           |     | 1000 |      |      |
| f <sub>Fault,LFXT</sub> Oscillator fault frequency <sup>(8) (9)</sup> |                                                                                                                         |                 | 0   |      | 3500 | Hz   |

(7) Includes start-up counter of 1024 clock cycles.

(8) Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specification may set the flag. A static condition or stuck at fault condition sets the flag.

(9) Measured with logic-level input frequency but also applies to operation with crystals.

Table 5-5 lists the characteristics of the HFXT.

**Table 5-5. High-Frequency Crystal Oscillator, HFXT<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                 | TEST CONDITIONS                                                                                                                                                             | V <sub>CC</sub> | MIN   | TYP | MAX | UNIT |
|-------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-------|-----|-----|------|
| I <sub>DVCC,HFXT</sub> HFXT oscillator crystal current HF mode at typical ESR             | f <sub>OSC</sub> = 4 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 0, HFFREQ = 1 <sup>(2)</sup><br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 18 pF, Typical ESR, C <sub>shunt</sub> | 3.0 V           |       | 75  |     | μA   |
|                                                                                           | f <sub>OSC</sub> = 8 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 1, HFFREQ = 1,<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 18 pF, Typical ESR, C <sub>shunt</sub>               |                 |       | 120 |     |      |
|                                                                                           | f <sub>OSC</sub> = 16 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 2, HFFREQ = 2,<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 18 pF, Typical ESR, C <sub>shunt</sub>              |                 |       | 190 |     |      |
|                                                                                           | f <sub>OSC</sub> = 24 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 3, HFFREQ = 3,<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 18 pF, Typical ESR, C <sub>shunt</sub>              |                 |       | 250 |     |      |
| f <sub>HFXT</sub> HFXT oscillator crystal frequency, crystal mode                         | HFXTBYPASS = 0, HFFREQ = 1 <sup>(2)(3)</sup>                                                                                                                                |                 | 4     |     | 8   | MHz  |
|                                                                                           | HFXTBYPASS = 0, HFFREQ = 2 <sup>(3)</sup>                                                                                                                                   |                 | 8.01  |     | 16  |      |
|                                                                                           | HFXTBYPASS = 0, HFFREQ = 3 <sup>(3)</sup>                                                                                                                                   |                 | 16.01 |     | 24  |      |
| DC <sub>HFXT</sub> HFXT oscillator duty cycle                                             | Measured at SMCLK, f <sub>HFXT</sub> = 16 MHz                                                                                                                               |                 | 40%   | 50% | 60% |      |
| f <sub>HFXT,SW</sub> HFXT oscillator logic-level square-wave input frequency, bypass mode | HFXTBYPASS = 1, HFFREQ = 0 <sup>(4)(3)</sup>                                                                                                                                |                 | 0.9   |     | 4   | MHz  |
|                                                                                           | HFXTBYPASS = 1, HFFREQ = 1 <sup>(4)(3)</sup>                                                                                                                                |                 | 4.01  |     | 8   |      |
|                                                                                           | HFXTBYPASS = 1, HFFREQ = 2 <sup>(4)(3)</sup>                                                                                                                                |                 | 8.01  |     | 16  |      |
|                                                                                           | HFXTBYPASS = 1, HFFREQ = 3 <sup>(4)(3)</sup>                                                                                                                                |                 | 16.01 |     | 24  |      |
| DC <sub>HFXT, SW</sub> HFXT oscillator logic-level square-wave input duty cycle           | HFXTBYPASS = 1                                                                                                                                                              |                 | 40%   |     | 60% |      |

(1) To improve EMI on the HFXT oscillator, observe the following guidelines.

- Keep the traces between the device and the crystal as short as possible.
- Design a good ground plane around the oscillator pins.
- Prevent crosstalk from other clock or data lines into oscillator pins HFXIN and HFXOUT.
- Avoid running PCB traces underneath or adjacent to the HFXIN and HFXOUT pins.
- Use assembly materials and processes that avoid any parasitic load on the oscillator HFXIN and HFXOUT pins.
- If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.

(2) HFFREQ = {0} is not supported for HFXT crystal mode of operation.

(3) Maximum frequency of operation of the entire device cannot be exceeded.

(4) When HFXTBYPASS is set, HFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet. Duty cycle requirements are defined by DC<sub>HFXT, SW</sub>.

**Table 5-5. High-Frequency Crystal Oscillator, HFXT<sup>(1)</sup> (continued)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                              | TEST CONDITIONS                                                                                                               | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|----------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|-----|-----|------|
| t <sub>START,HFXT</sub> Start-up time <sup>(5)</sup>                                   | f <sub>OSC</sub> = 4 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 0, HFFREQ = 1,<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 16 pF  | 3.0 V           |     | 1.6 |     | ms   |
|                                                                                        | f <sub>OSC</sub> = 24 MHz,<br>HFXTBYPASS = 0, HFXTDRIVE = 3, HFFREQ = 3,<br>T <sub>A</sub> = 25°C, C <sub>L,eff</sub> = 16 pF | 3.0 V           |     | 0.6 |     |      |
| C <sub>HFXIN</sub> Integrated load capacitance at HFXIN terminal <sup>(6)</sup><br>(7) |                                                                                                                               |                 |     | 2   |     | pF   |
| C <sub>HFXOUT</sub> Integrated load capacitance at HFXOUT terminal <sup>(6)</sup> (7)  |                                                                                                                               |                 |     | 2   |     | pF   |
| f <sub>Fault,HFXT</sub> Oscillator fault frequency <sup>(8)</sup> (9)                  |                                                                                                                               |                 | 0   |     | 800 | kHz  |

(5) Includes start-up counter of 1024 clock cycles.

(6) This represents all the parasitic capacitance present at the HFXIN and HFXOUT terminals, respectively, including parasitic bond and package capacitance. The effective load capacitance, C<sub>L,eff</sub> can be computed as C<sub>IN</sub> × C<sub>OUT</sub> / (C<sub>IN</sub> + C<sub>OUT</sub>), where C<sub>IN</sub> and C<sub>OUT</sub> are the total capacitance at the HFXIN and HFXOUT terminals, respectively.

(7) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 14 pF, 16 pF, and 18 pF. Maximum shunt capacitance of 7 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. Verify that the recommended effective load capacitance of the selected crystal is met.

(8) Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX might set the flag. A static condition or stuck at fault condition set the flag.

(9) Measured with logic-level input frequency but also applies to operation with crystals.

Table 5-6 lists the characteristics of the DCO.

**Table 5-6. DCO**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                |                                         | TEST CONDITIONS                                                                                                                                                                        | V <sub>CC</sub> | MIN | TYP   | MAX                  | UNIT |
|--------------------------|-----------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|-------|----------------------|------|
| f <sub>DCO1</sub>        | DCO frequency range<br>1 MHz, trimmed   | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 0,<br>DCORSEL = 1, DCOFSEL = 0                                                                                               |                 |     | 1     | ±3.5%                | MHz  |
| f <sub>DCO2.7</sub>      | DCO frequency range<br>2.7 MHz, trimmed | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 1                                                                                                                            |                 |     | 2.667 | ±3.5%                | MHz  |
| f <sub>DCO3.5</sub>      | DCO frequency range<br>3.5 MHz, trimmed | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 2                                                                                                                            |                 |     | 3.5   | ±3.5%                | MHz  |
| f <sub>DCO4</sub>        | DCO frequency range<br>4 MHz, trimmed   | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 3                                                                                                                            |                 |     | 4     | ±3.5%                | MHz  |
| f <sub>DCO5.3</sub>      | DCO frequency range<br>5.3 MHz, trimmed | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 4,<br>DCORSEL = 1, DCOFSEL = 1                                                                                               |                 |     | 5.333 | ±3.5%                | MHz  |
| f <sub>DCO7</sub>        | DCO frequency range<br>7 MHz, trimmed   | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 5,<br>DCORSEL = 1, DCOFSEL = 2                                                                                               |                 |     | 7     | ±3.5%                | MHz  |
| f <sub>DCO8</sub>        | DCO frequency range<br>8 MHz, trimmed   | Measured at SMCLK, divide by 1,<br>DCORSEL = 0, DCOFSEL = 6,<br>DCORSEL = 1, DCOFSEL = 3                                                                                               |                 |     | 8     | ±3.5%                | MHz  |
| f <sub>DCO16</sub>       | DCO frequency range<br>16 MHz, trimmed  | Measured at SMCLK, divide by 1,<br>DCORSEL = 1, DCOFSEL = 4                                                                                                                            |                 |     | 16    | ±3.5% <sup>(1)</sup> | MHz  |
| f <sub>DCO21</sub>       | DCO frequency range<br>21 MHz, trimmed  | Measured at SMCLK, divide by 2,<br>DCORSEL = 1, DCOFSEL = 5                                                                                                                            |                 |     | 21    | ±3.5% <sup>(1)</sup> | MHz  |
| f <sub>DCO24</sub>       | DCO frequency range<br>24 MHz, trimmed  | Measured at SMCLK, divide by 2,<br>DCORSEL = 1, DCOFSEL = 6                                                                                                                            |                 |     | 24    | ±3.5% <sup>(1)</sup> | MHz  |
| f <sub>DCO,DC</sub>      | Duty cycle                              | Measured at SMCLK, divide by 1,<br>no external divide, all<br>DCORSEL/DCOFSEL settings except<br>DCORSEL = 1, DCOFSEL = 5 and<br>DCORSEL = 1, DCOFSEL = 6                              |                 | 48% | 50%   | 52%                  |      |
| t <sub>DCO, JITTER</sub> | DCO jitter                              | Based on f <sub>signal</sub> = 10 kHz and DCO used<br>for 12-bit SAR ADC sampling source.<br>This achieves >74 dB SNR due to jitter<br>(that is, it is limited by ADC<br>performance). |                 |     | 2     | 3                    | ns   |
| df <sub>DCO</sub> /dT    | DCO temperature drift <sup>(2)</sup>    |                                                                                                                                                                                        | 3.0 V           |     | 0.01  |                      | %/°C |

(1) After a wakeup from LPM1, LPM2, LPM3, or LPM4, the DCO frequency f<sub>DCO</sub> might exceed the specified frequency range for a few clock cycles by up to 5% before settling into the specified steady-state frequency range.

(2) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C) / (85°C – (–40°C))

Table 5-7 lists the characteristics of the VLO.

**Table 5-7. Internal Very-Low-Power Low-Frequency Oscillator (VLO)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                             | TEST CONDITIONS                 | MIN | TYP | MAX | UNIT |
|-------------------------------------------------------|---------------------------------|-----|-----|-----|------|
| $I_{VLO}$ Current consumption                         |                                 |     | 100 |     | nA   |
| $f_{VLO}$ VLO frequency                               | Measured at ACLK                | 6   | 9.4 | 14  | kHz  |
| $df_{VLO}/dT$ VLO frequency temperature drift         | Measured at ACLK <sup>(1)</sup> |     | 0.2 |     | %/°C |
| $df_{VLO}/dV_{CC}$ VLO frequency supply voltage drift | Measured at ACLK <sup>(2)</sup> |     | 0.7 |     | %/V  |
| $f_{VLO,DC}$ Duty cycle                               | Measured at ACLK                | 40% | 50% | 60% |      |

(1) Calculated using the box method:  $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) - MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C - (-40^{\circ}C))$

(2) Calculated using the box method:  $(MAX(1.8 \text{ V to } 3.6 \text{ V}) - MIN(1.8 \text{ V to } 3.6 \text{ V})) / MIN(1.8 \text{ V to } 3.6 \text{ V}) / (3.6 \text{ V} - 1.8 \text{ V})$

Table 5-8 lists the characteristics of the MODOSC.

**Table 5-8. Module Oscillator (MODOSC)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                 | TEST CONDITIONS                | MIN | TYP  | MAX | UNIT |
|---------------------------------------------------------------------------|--------------------------------|-----|------|-----|------|
| $I_{MODOSC}$ Current consumption                                          | Enabled                        |     | 25   |     | μA   |
| $f_{MODOSC}$ MODOSC frequency                                             |                                | 4.0 | 4.8  | 5.4 | MHz  |
| $f_{MODOSC}/dT$ MODOSC frequency temperature drift <sup>(1)</sup>         |                                |     | 0.08 |     | %/°C |
| $f_{MODOSC}/dV_{CC}$ MODOSC frequency supply voltage drift <sup>(2)</sup> |                                |     | 1.4  |     | %/V  |
| $DC_{MODOSC}$ Duty cycle                                                  | Measured at SMCLK, divide by 1 | 40% | 50%  | 60% |      |

(1) Calculated using the box method:  $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) - MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C - (-40^{\circ}C))$

(2) Calculated using the box method:  $(MAX(1.8 \text{ V to } 3.6 \text{ V}) - MIN(1.8 \text{ V to } 3.6 \text{ V})) / MIN(1.8 \text{ V to } 3.6 \text{ V}) / (3.6 \text{ V} - 1.8 \text{ V})$

## 5.12.4 Wake-up Characteristics

Table 5-9 list the device wake-up times.

**Table 5-9. Wake-up Times From Low-Power Modes and Reset**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                                                                                                                  | TEST CONDITIONS | V <sub>CC</sub> | MIN | TYP | MAX                          | UNIT |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----------------|-----|-----|------------------------------|------|
| t <sub>WAKE-UP FRAM</sub> (Additional) wake-up time to activate the FRAM in AM if previously disabled by the FRAM controller or from an LPM if immediate activation is selected for wakeup |                 |                 |     | 6   | 10                           | μs   |
| t <sub>WAKE-UP LPM0</sub> Wake-up time from LPM0 to active mode <sup>(1)</sup>                                                                                                             |                 | 2.2 V, 3.0 V    |     |     | 400 + 1.5 / f <sub>DCO</sub> | ns   |
| t <sub>WAKE-UP LPM1</sub> Wake-up time from LPM1 to active mode <sup>(1)</sup>                                                                                                             |                 | 2.2 V, 3.0 V    |     | 6   |                              | μs   |
| t <sub>WAKE-UP LPM2</sub> Wake-up time from LPM2 to active mode <sup>(1)</sup>                                                                                                             |                 | 2.2 V, 3.0 V    |     | 6   |                              | μs   |
| t <sub>WAKE-UP LPM3</sub> Wake-up time from LPM3 to active mode <sup>(1)</sup>                                                                                                             |                 | 2.2 V, 3.0 V    |     | 7   | 10                           | μs   |
| t <sub>WAKE-UP LPM4</sub> Wake-up time from LPM4 to active mode <sup>(1)</sup>                                                                                                             |                 | 2.2 V, 3.0 V    |     | 7   | 10                           | μs   |
| t <sub>WAKE-UP LPM3.5</sub> Wake-up time from LPM3.5 to active mode <sup>(2)</sup>                                                                                                         |                 | 2.2 V, 3.0 V    |     | 250 | 350                          | μs   |
| t <sub>WAKE-UP LPM4.5</sub> Wake-up time from LPM4.5 to active mode <sup>(2)</sup>                                                                                                         | SVSHE = 1       | 2.2 V, 3.0 V    |     | 250 | 350                          | μs   |
|                                                                                                                                                                                            | SVSHE = 0       | 2.2 V, 3.0 V    |     | 1   | 1.5                          | ms   |
| t <sub>WAKE-UP-RST</sub> Wake-up time from a $\overline{\text{RST}}$ pin triggered reset to active mode <sup>(2)</sup>                                                                     |                 | 2.2 V, 3.0 V    |     | 250 | 350                          | μs   |
| t <sub>WAKE-UP-BOR</sub> Wake-up time from power-up to active mode <sup>(2)</sup>                                                                                                          |                 | 2.2 V, 3.0 V    |     | 1   | 1.5                          | ms   |

- (1) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) to the first externally observable MCLK clock edge. MCLK is sourced by the DCO and the MCLK divider is set to divide-by-1 (DIVMx = 000b, f<sub>MCLK</sub> = f<sub>DCO</sub>). This time includes the activation of the FRAM during wakeup.
- (2) The wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt or wake-up event) until the first instruction of the user program is executed.

Table 5-10 list the typical wake-up charges.


**Table 5-10. Typical Wake-up Charge<sup>(1)</sup>**

also see Figure 5-7 and Figure 5-8

| PARAMETER                                                                                                                                     | TEST CONDITIONS | MIN | TYP  | MAX | UNIT |
|-----------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----|------|-----|------|
| Q <sub>WAKE-UP FRAM</sub> Charge used for activating the FRAM in AM or during wakeup from LPM0 if previously disabled by the FRAM controller. |                 |     | 15.1 |     | nAs  |
| Q <sub>WAKE-UP LPM0</sub> Charge used for wakeup from LPM0 to active mode (with FRAM active)                                                  |                 |     | 4.4  |     | nAs  |
| Q <sub>WAKE-UP LPM1</sub> Charge used for wakeup from LPM1 to active mode (with FRAM active)                                                  |                 |     | 15.1 |     | nAs  |
| Q <sub>WAKE-UP LPM2</sub> Charge used for wakeup from LPM2 to active mode (with FRAM active)                                                  |                 |     | 15.3 |     | nAs  |
| Q <sub>WAKE-UP LPM3</sub> Charge used for wakeup from LPM3 to active mode (with FRAM active)                                                  |                 |     | 16.5 |     | nAs  |
| Q <sub>WAKE-UP LPM4</sub> Charge used for wakeup from LPM4 to active mode (with FRAM active)                                                  |                 |     | 16.5 |     | nAs  |
| Q <sub>WAKE-UP LPM3.5</sub> Charge used for wakeup from LPM3.5 to active mode <sup>(2)</sup>                                                  |                 |     | 76   |     | nAs  |
| Q <sub>WAKE-UP LPM4.5</sub> Charge used for wakeup from LPM4.5 to active mode <sup>(2)</sup>                                                  | SVSHE = 1       |     | 77   |     | nAs  |
|                                                                                                                                               | SVSHE = 0       |     | 77.5 |     | nAs  |
| Q <sub>WAKE-UP-RESET</sub> Charge used for reset from $\overline{\text{RST}}$ or BOR event to active mode <sup>(2)</sup>                      |                 |     | 75   |     | nAs  |


- (1) Charge used during the wake-up time from a given low-power mode to active mode. This does not include the energy required in active mode (for example, for an interrupt service routine).
- (2) Charge required until start of user code. This does not include the energy required to reconfigure the device.

#### 5.12.4.1 Typical Characteristics, Average LPM Currents vs Wake-up Frequency



NOTE: The average wakeup current does not include the energy required in active mode; for example, for an interrupt service routine or to reconfigure the device.

**Figure 5-7. Average LPM Currents vs Wake-up Frequency at 25°C**



NOTE: The average wakeup current does not include the energy required in active mode; for example, for an interrupt service routine or to reconfigure the device.

**Figure 5-8. Average LPM Currents vs Wake-up Frequency at 85°C**



## 5.12.5 Digital I/Os

Table 5-11 lists the characteristics of the digital inputs.

**Table 5-11. Digital Inputs**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                                           | TEST CONDITIONS                                                                                  | V <sub>CC</sub> | MIN  | TYP | MAX  | UNIT |
|---------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|-----------------|------|-----|------|------|
| V <sub>IT+</sub> Positive-going input threshold voltage                                                             |                                                                                                  | 2.2 V           | 1.2  |     | 1.65 | V    |
|                                                                                                                     |                                                                                                  | 3.0 V           | 1.65 |     | 2.25 |      |
| V <sub>IT-</sub> Negative-going input threshold voltage                                                             |                                                                                                  | 2.2 V           | 0.55 |     | 1.00 | V    |
|                                                                                                                     |                                                                                                  | 3.0 V           | 0.75 |     | 1.35 |      |
| V <sub>hys</sub> Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )                                    |                                                                                                  | 2.2 V           | 0.44 |     | 0.98 | V    |
|                                                                                                                     |                                                                                                  | 3.0 V           | 0.60 |     | 1.30 |      |
| R <sub>Pull</sub> Pullup or pulldown resistor                                                                       | For pullup: V <sub>IN</sub> = V <sub>SS</sub><br>For pulldown: V <sub>IN</sub> = V <sub>CC</sub> |                 | 20   | 35  | 50   | kΩ   |
| C <sub>I,dig</sub> Input capacitance, digital only port pins                                                        | V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>                                             |                 |      | 3   |      | pF   |
| C <sub>I,ana</sub> Input capacitance, port pins with shared analog functions <sup>(1)</sup>                         | V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>                                             |                 |      | 5   |      | pF   |
| I <sub>Ikg(Px.y)</sub> High-impedance input leakage current                                                         | See <sup>(2)(3)</sup>                                                                            | 2.2 V,<br>3.0 V | –20  |     | +20  | nA   |
| t <sub>(int)</sub> External interrupt timing (external trigger pulse duration to set interrupt flag) <sup>(4)</sup> | Ports with interrupt capability<br>(see <a href="#">§ 1.4</a> and <a href="#">Section 4.2</a> )  | 2.2 V,<br>3.0 V | 20   |     |      | ns   |
| t <sub>(RST)</sub> External reset pulse duration on $\overline{\text{RST}}$ <sup>(5)</sup>                          |                                                                                                  | 2.2 V,<br>3.0 V | 2    |     |      | μs   |

- (1) If the port pins PJ.4/LFXIN and PJ.5/LFXOUT are used as digital I/Os, they are connected by a 4-pF capacitor and a 35-MΩ resistor in series. At frequencies of approximately 1 kHz and lower, the 4-pF capacitor can add to the pin capacitance of PJ.4/LFXIN and/or PJ.5/LFXOUT.
- (2) The input leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pins, unless otherwise noted.
- (3) The input leakage of the digital port pins is measured individually. The port pin is selected for input, and the pullup or pulldown resistor is disabled.
- (4) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t<sub>(int)</sub> is met. It may be set by trigger signals shorter than t<sub>(int)</sub>.
- (5) Not applicable if  $\overline{\text{RST}}$ /NMI pin configured as NMI.

Table 5-12 lists the characteristics of the digital outputs.


**Table 5-12. Digital Outputs**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (also see Figure 5-9, Figure 5-10, Figure 5-11, and Figure 5-12)


| PARAMETER                                                                           | TEST CONDITIONS                                                                       | V <sub>CC</sub> | MIN                    | TYP | MAX                    | UNIT |
|-------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|-----------------|------------------------|-----|------------------------|------|
| V <sub>OH</sub> High-level output voltage                                           | I <sub>(OHmax)</sub> = –1 mA <sup>(1)</sup>                                           | 2.2 V           | V <sub>CC</sub> – 0.25 |     | V <sub>CC</sub>        | V    |
|                                                                                     | I <sub>(OHmax)</sub> = –3 mA <sup>(2)</sup>                                           |                 | V <sub>CC</sub> – 0.60 |     | V <sub>CC</sub>        |      |
|                                                                                     | I <sub>(OHmax)</sub> = –2 mA <sup>(1)</sup>                                           | 3.0 V           | V <sub>CC</sub> – 0.25 |     | V <sub>CC</sub>        |      |
|                                                                                     | I <sub>(OHmax)</sub> = –6 mA <sup>(2)</sup>                                           |                 | V <sub>CC</sub> – 0.60 |     | V <sub>CC</sub>        |      |
| V <sub>OL</sub> Low-level output voltage                                            | I <sub>(OLmax)</sub> = 1 mA <sup>(1)</sup>                                            | 2.2 V           | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.25 | V    |
|                                                                                     | I <sub>(OLmax)</sub> = 3 mA <sup>(2)</sup>                                            |                 | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.60 |      |
|                                                                                     | I <sub>(OLmax)</sub> = 2 mA <sup>(1)</sup>                                            | 3.0 V           | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.25 |      |
|                                                                                     | I <sub>(OLmax)</sub> = 6 mA <sup>(2)</sup>                                            |                 | V <sub>SS</sub>        |     | V <sub>SS</sub> + 0.60 |      |
| f <sub>Px,y</sub> Port output frequency (with load) <sup>(3)</sup>                  | C <sub>L</sub> = 20 pF, R <sub>L</sub> <sup>(4) (5)</sup>                             | 2.2 V           | 16                     |     |                        | MHz  |
|                                                                                     |                                                                                       | 3.0 V           | 16                     |     |                        |      |
| f <sub>Port_CLK</sub> Clock output frequency <sup>(3)</sup>                         | ACLK, MCLK, or SMCLK at configured output port, C <sub>L</sub> = 20 pF <sup>(5)</sup> | 2.2 V           | 16                     |     |                        | MHz  |
|                                                                                     |                                                                                       | 3.0 V           | 16                     |     |                        |      |
| t <sub>rise,dig</sub> Port output rise time, digital only port pins                 | C <sub>L</sub> = 20 pF                                                                | 2.2 V           |                        | 4   | 15                     | ns   |
|                                                                                     |                                                                                       | 3.0 V           |                        | 3   | 15                     |      |
| t <sub>fall,dig</sub> Port output fall time, digital only port pins                 | C <sub>L</sub> = 20 pF                                                                | 2.2 V           |                        | 4   | 15                     | ns   |
|                                                                                     |                                                                                       | 3.0 V           |                        | 3   | 15                     |      |
| t <sub>rise,ana</sub> Port output rise time, port pins with shared analog functions | C <sub>L</sub> = 20 pF                                                                | 2.2 V           |                        | 6   | 15                     | ns   |
|                                                                                     |                                                                                       | 3.0 V           |                        | 4   | 15                     |      |
| t <sub>fall,ana</sub> Port output fall time, port pins with shared analog functions | C <sub>L</sub> = 20 pF                                                                | 2.2 V           |                        | 6   | 15                     | ns   |
|                                                                                     |                                                                                       | 3.0 V           |                        | 4   | 15                     |      |

- (1) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.
- (2) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.
- (3) The port can output frequencies at least up to the specified limit, and the port might support higher frequencies.
- (4) A resistive divider with 2 × R1 and R1 = 1.6 kΩ between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider. C<sub>L</sub> = 20 pF is connected from the output to V<sub>SS</sub>.
- (5) The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.


### 5.12.5.1 Typical Characteristics, Digital Outputs at 3.0 V and 2.2 V




**Figure 5-9. Typical Low-Level Output Current vs Low-Level Output Voltage**



**Figure 5-10. Typical Low-Level Output Current vs Low-Level Output Voltage**



**Figure 5-11. Typical High-Level Output Current vs High-Level Output Voltage**



**Figure 5-12. Typical High-Level Output Current vs High-Level Output Voltage**

Table 5-13 lists the frequencies of the pin oscillator.


**Table 5-13. Pin-Oscillator Frequency, Ports Px**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-13 and Figure 5-14)


| PARAMETER                                   | TEST CONDITIONS                             | V <sub>CC</sub> | MIN | TYP  | MAX | UNIT |
|---------------------------------------------|---------------------------------------------|-----------------|-----|------|-----|------|
| f <sub>OPx,y</sub> Pin-oscillator frequency | Px,y, C <sub>L</sub> = 10 pF <sup>(1)</sup> | 3.0 V           |     | 1640 |     | kHz  |
|                                             | Px,y, C <sub>L</sub> = 20 pF <sup>(1)</sup> |                 |     | 870  |     |      |

(1) C<sub>L</sub> is the external load capacitance connected from the output to V<sub>SS</sub> and includes all parasitic effects such as PCB traces.

**5.12.5.2 Typical Characteristics, Pin-Oscillator Frequency**



**Figure 5-13. Typical Oscillation Frequency vs Load Capacitance**



**Figure 5-14. Typical Oscillation Frequency vs Load Capacitance**

### 5.12.6 Timer\_A and Timer\_B

Table 5-14 lists the characteristics of the Timer\_A.

**Table 5-14. Timer\_A**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                     | TEST CONDITIONS                                                       | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|-----------------------------------------------|-----------------------------------------------------------------------|-----------------|-----|-----|-----|------|
| f <sub>TA</sub> Timer_A input clock frequency | Internal: SMCLK or ACLK,<br>External: TACLK,<br>Duty cycle = 50% ±10% | 2.2 V,<br>3.0 V |     |     | 16  | MHz  |
| t <sub>TA,cap</sub> Timer_A capture timing    | All capture inputs, minimum pulse<br>duration required for capture    | 2.2 V,<br>3.0 V | 20  |     |     | ns   |

Table 5-15 lists the characteristics of the Timer\_B.

**Table 5-15. Timer\_B**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                     | TEST CONDITIONS                                                       | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|-----------------------------------------------|-----------------------------------------------------------------------|-----------------|-----|-----|-----|------|
| f <sub>TB</sub> Timer_B input clock frequency | Internal: SMCLK or ACLK,<br>External: TBCLK,<br>Duty cycle = 50% ±10% | 2.2 V,<br>3.0 V |     |     | 16  | MHz  |
| t <sub>TB,cap</sub> Timer_B capture timing    | All capture inputs, minimum pulse<br>duration required for capture    | 2.2 V,<br>3.0 V | 20  |     |     | ns   |

### 5.12.7 eUSCI

Table 5-16 lists the supported clock frequencies of the eUSCI in UART mode.

**Table 5-16. eUSCI (UART Mode) Clock Frequency**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                          | TEST CONDITIONS                                                           | MIN | MAX | UNIT |
|--------------------------------------------------------------------|---------------------------------------------------------------------------|-----|-----|------|
| $f_{eUSCI}$ eUSCI input clock frequency                            | Internal: SMCLK or ACLK,<br>External: UCLK,<br>Duty cycle = 50% $\pm$ 10% |     | 16  | MHz  |
| $f_{BITCLK}$ BITCLK clock frequency<br>(equals baud rate in MBaud) |                                                                           |     | 4   | MHz  |

Table 5-17 lists the deglitch times of the eUSCI in UART mode.

**Table 5-17. eUSCI (UART Mode)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                       | TEST CONDITIONS | $V_{CC}$     | MIN | TYP | MAX | UNIT |
|-------------------------------------------------|-----------------|--------------|-----|-----|-----|------|
| $t_t$ UART receive deglitch time <sup>(1)</sup> | UCGLITx = 0     | 2.2 V, 3.0 V | 5   |     | 30  | ns   |
|                                                 | UCGLITx = 1     |              | 20  |     | 90  |      |
|                                                 | UCGLITx = 2     |              | 35  |     | 160 |      |
|                                                 | UCGLITx = 3     |              | 50  |     | 220 |      |

- (1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. Thus the selected deglitch time can limit the maximum usable baud rate. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

Table 5-18 lists the supported clock frequencies of the eUSCI in SPI master mode.

**Table 5-18. eUSCI (SPI Master Mode) Clock Frequency**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                               | TEST CONDITIONS                                        | MIN | MAX | UNIT |
|-----------------------------------------|--------------------------------------------------------|-----|-----|------|
| $f_{eUSCI}$ eUSCI input clock frequency | Internal: SMCLK or ACLK,<br>Duty cycle = 50% $\pm$ 10% |     | 16  | MHz  |


Table 5-19 lists the characteristics of the eUSCI in SPI master mode.

**Table 5-19. eUSCI (SPI Master Mode)**


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see note <sup>(1)</sup>)

| PARAMETER             |                                                       | TEST CONDITIONS                                 | V <sub>CC</sub> | MIN | MAX | UNIT          |
|-----------------------|-------------------------------------------------------|-------------------------------------------------|-----------------|-----|-----|---------------|
| t <sub>STE,LEAD</sub> | STE lead time, STE active to clock                    | UCSTEM = 1, UCMODEx = 01 or 10                  |                 | 1   |     | UCxCLK cycles |
| t <sub>STE,LAG</sub>  | STE lag time, last clock to STE inactive              | UCSTEM = 1, UCMODEx = 01 or 10                  |                 | 1   |     |               |
| t <sub>STE,ACC</sub>  | STE access time, STE active to SIMO data out          | UCSTEM = 0, UCMODEx = 01 or 10                  | 2.2 V, 3.0 V    |     | 60  | ns            |
| t <sub>STE,DIS</sub>  | STE disable time, STE inactive to SOMI high impedance | UCSTEM = 0, UCMODEx = 01 or 10                  | 2.2 V, 3.0 V    |     | 60  | ns            |
| t <sub>SU,MI</sub>    | SOMI input data setup time                            |                                                 | 2.2 V           | 35  |     | ns            |
|                       |                                                       |                                                 | 3.0 V           | 35  |     |               |
| t <sub>HD,MI</sub>    | SOMI input data hold time                             |                                                 | 2.2 V           | 0   |     | ns            |
|                       |                                                       |                                                 | 3.0 V           | 0   |     |               |
| t <sub>VALID,MO</sub> | SIMO output data valid time <sup>(2)</sup>            | UCLK edge to SIMO valid, C <sub>L</sub> = 20 pF | 2.2 V           |     | 10  | ns            |
|                       |                                                       |                                                 | 3.0 V           |     | 10  |               |
| t <sub>HD,MO</sub>    | SIMO output data hold time <sup>(3)</sup>             | C <sub>L</sub> = 20 pF                          | 2.2 V           | 0   |     | ns            |
|                       |                                                       |                                                 | 3.0 V           | 0   |     |               |

- (1)  $f_{UCxCLK} = 1 / 2t_{LO/HI}$  with  $t_{LO/HI} = \max(t_{VALID,MO(eUSCI)} + t_{SU,SI(Slave)}, t_{SU,MI(eUSCI)} + t_{VALID,SO(Slave)})$   
For the slave parameters  $t_{SU,SI(Slave)}$  and  $t_{VALID,SO(Slave)}$ , see the SPI parameters of the attached slave.
- (2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-15](#) and [Figure 5-16](#).
- (3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in [Figure 5-15](#) and [Figure 5-16](#).



**Figure 5-15. SPI Master Mode, CKPH = 0**



**Figure 5-16. SPI Master Mode, CKPH = 1**




Table 5-20 lists the characteristics of the eUSCI in SPI slave mode.

**Table 5-20. eUSCI (SPI Slave Mode)**


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note <sup>(1)</sup>)

| PARAMETER             |                                                       | TEST CONDITIONS                                    | V <sub>CC</sub> | MIN | MAX | UNIT |
|-----------------------|-------------------------------------------------------|----------------------------------------------------|-----------------|-----|-----|------|
| t <sub>STE,LEAD</sub> | STE lead time, STE active to clock                    |                                                    | 2.2 V           | 45  |     | ns   |
|                       |                                                       |                                                    | 3.0 V           | 40  |     |      |
| t <sub>STE,LAG</sub>  | STE lag time, last clock to STE inactive              |                                                    | 2.2 V           | 0   |     | ns   |
|                       |                                                       |                                                    | 3.0 V           | 0   |     |      |
| t <sub>STE,ACC</sub>  | STE access time, STE active to SOMI data out          |                                                    | 2.2 V           |     | 45  | ns   |
|                       |                                                       |                                                    | 3.0 V           |     | 40  |      |
| t <sub>STE,DIS</sub>  | STE disable time, STE inactive to SOMI high impedance |                                                    | 2.2 V           |     | 40  | ns   |
|                       |                                                       |                                                    | 3.0 V           |     | 35  |      |
| t <sub>SU,SI</sub>    | SIMO input data setup time                            |                                                    | 2.2 V           | 4   |     | ns   |
|                       |                                                       |                                                    | 3.0 V           | 4   |     |      |
| t <sub>HD,SI</sub>    | SIMO input data hold time                             |                                                    | 2.2 V           | 7   |     | ns   |
|                       |                                                       |                                                    | 3.0 V           | 7   |     |      |
| t <sub>VALID,SO</sub> | SOMI output data valid time <sup>(2)</sup>            | UCLK edge to SOMI valid,<br>C <sub>L</sub> = 20 pF | 2.2 V           |     | 35  | ns   |
|                       |                                                       |                                                    | 3.0 V           |     | 35  |      |
| t <sub>HD,SO</sub>    | SOMI output data hold time <sup>(3)</sup>             | C <sub>L</sub> = 20 pF                             | 2.2 V           | 0   |     | ns   |
|                       |                                                       |                                                    | 3.0 V           | 0   |     |      |

- (1)  $f_{UCXCLK} = 1/2t_{LO/HI}$  with  $t_{LO/HI} \geq \max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)})$   
For the master parameters  $t_{SU,MI(Master)}$  and  $t_{VALID,MO(Master)}$ , see the SPI parameters of the attached master.
- (2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-17](#) and [Figure 5-18](#).
- (3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in [Figure 5-17](#) and [Figure 5-18](#).



**Figure 5-17. SPI Slave Mode, CKPH = 0**




**Figure 5-18. SPI Slave Mode, CKPH = 1**

Table 5-21 lists the characteristics of the eUSCI in I<sup>2</sup>C mode.

**Table 5-21. eUSCI (I<sup>2</sup>C Mode)**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-19)

| PARAMETER            | TEST CONDITIONS                                     | V <sub>CC</sub>                                                      | MIN          | TYP                     | MAX                        | UNIT |
|----------------------|-----------------------------------------------------|----------------------------------------------------------------------|--------------|-------------------------|----------------------------|------|
| f <sub>eUSCI</sub>   | eUSCI input clock frequency                         | Internal: SMCLK or ACLK,<br>External: UCLK,<br>Duty cycle = 50% ±10% |              |                         | 16                         | MHz  |
| f <sub>SCL</sub>     | SCL clock frequency                                 | 2.2 V, 3.0 V                                                         | 0            |                         | 400                        | kHz  |
| t <sub>HD,STA</sub>  | Hold time (repeated) START                          | f <sub>SCL</sub> = 100 kHz<br>f <sub>SCL</sub> > 100 kHz             | 2.2 V, 3.0 V | 4.0<br>0.6              |                            | μs   |
| t <sub>SU,STA</sub>  | Setup time for a repeated START                     | f <sub>SCL</sub> = 100 kHz<br>f <sub>SCL</sub> > 100 kHz             | 2.2 V, 3.0 V | 4.7<br>0.6              |                            | μs   |
| t <sub>HD,DAT</sub>  | Data hold time                                      |                                                                      | 2.2 V, 3.0 V | 0                       |                            | ns   |
| t <sub>SU,DAT</sub>  | Data setup time                                     |                                                                      | 2.2 V, 3.0 V | 100                     |                            | ns   |
| t <sub>SU,STO</sub>  | Setup time for STOP                                 | f <sub>SCL</sub> = 100 kHz<br>f <sub>SCL</sub> > 100 kHz             | 2.2 V, 3.0 V | 4.0<br>0.6              |                            | μs   |
| t <sub>BUF</sub>     | Bus free time between a STOP and START condition    | f <sub>SCL</sub> = 100 kHz<br>f <sub>SCL</sub> > 100 kHz             |              | 4.7<br>1.3              |                            | μs   |
| t <sub>SP</sub>      | Pulse duration of spikes suppressed by input filter | UCGLITx = 0<br>UCGLITx = 1<br>UCGLITx = 2<br>UCGLITx = 3             | 2.2 V, 3.0 V | 50<br>25<br>12.5<br>6.3 | 250<br>125<br>62.5<br>31.5 | ns   |
| t <sub>TIMEOUT</sub> | Clock low time-out                                  | UCCLTOx = 1<br>UCCLTOx = 2<br>UCCLTOx = 3                            | 2.2 V, 3.0 V | 27<br>30<br>33          |                            | ms   |



**Figure 5-19. I<sup>2</sup>C Mode Timing**

## 5.12.8 ADC

表 5-22 lists the input requirements of the ADC.

**表 5-22. 12-Bit ADC, Power Supply and Input Range Conditions**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                           |                                                                              | TEST CONDITIONS                                                                                                            | V <sub>CC</sub> | MIN | NOM | MAX  | UNIT |
|-------------------------------------|------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------|-----------------|-----|-----|------|------|
| V(Ax)                               | Analog input voltage range <sup>(1)</sup>                                    | All ADC12 analog input pins Ax                                                                                             |                 | 0   |     | AVCC | V    |
| I(ADC12_B)<br>single-<br>ended mode | Operating supply current into<br>AVCC plus DVCC terminals <sup>(2) (3)</sup> | f <sub>ADC12CLK</sub> = MODCLK, ADC12ON = 1,<br>ADC12PWRMD = 0, ADC12DIF = 0,<br>REFON = 0, ADC12SHTx = 0,<br>ADC12DIV = 0 | 3.0 V           |     | 145 | 185  | μA   |
|                                     |                                                                              |                                                                                                                            | 2.2 V           |     | 140 | 180  |      |
| I(ADC12_B)<br>differential<br>mode  | Operating supply current into<br>AVCC plus DVCC terminals <sup>(2) (3)</sup> | f <sub>ADC12CLK</sub> = MODCLK, ADC12ON = 1,<br>ADC12PWRMD = 0, ADC12DIF = 1,<br>REFON = 0, ADC12SHTx = 0,<br>ADC12DIV = 0 | 3.0 V           |     | 175 | 225  | μA   |
|                                     |                                                                              |                                                                                                                            | 2.2 V           |     | 170 | 220  |      |
| C <sub>I</sub>                      | Input capacitance                                                            | Only one terminal Ax can be selected<br>at one time                                                                        | 2.2 V           |     | 10  | 15   | pF   |
| R <sub>I</sub>                      | Input MUX ON resistance                                                      | 0 V ≤ V(Ax) ≤ AVCC                                                                                                         | >2 V            |     | 0.5 | 4    | kΩ   |
|                                     |                                                                              |                                                                                                                            | <2 V            |     | 1   | 10   | kΩ   |

(1) The analog input voltage range must be within the selected reference voltage range V<sub>R+</sub> to V<sub>R-</sub> for valid conversion results.

(2) The internal reference supply current is not included in current consumption parameter I<sub>(ADC12\_B)</sub>.

(3) Approximately 60% (typical) of the total current into the AVCC and DVCC terminals is from AVCC.

Table 5-23 lists the timing parameters of the ADC.

**Table 5-23. 12-Bit ADC, Timing Parameters**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                   | TEST CONDITIONS                                                                                                                             | MIN                                                                                                                                                        | TYP                | MAX                | UNIT          |
|-----------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|--------------------|---------------|
| $f_{\text{ADC12CLK}}$ Frequency for specified performance                   | For specified performance of ADC12 linearity parameters with ADC12PWRMD = 0. If ADC12PWRMD = 1, the maximum is 1/4 of the value shown here. | 0.45                                                                                                                                                       |                    | 5.4                | MHz           |
| $f_{\text{ADC12CLK}}$ Frequency for reduced performance                     | Linearity parameters have reduced performance                                                                                               |                                                                                                                                                            | 32.768             |                    | kHz           |
| $f_{\text{ADC12OSC}}$ Internal oscillator <sup>(1)</sup>                    | ADC12DIV = 0, $f_{\text{ADC12CLK}} = f_{\text{ADC12OSC}}$ from MODCLK                                                                       | 4                                                                                                                                                          | 4.8                | 5.4                | MHz           |
| $t_{\text{CONVERT}}$ Conversion time                                        | REFON = 0, Internal oscillator, $f_{\text{ADC12CLK}} = f_{\text{ADC12OSC}}$ from MODCLK, ADC12WINC = 0                                      | 2.6                                                                                                                                                        |                    | 3.5                | $\mu\text{s}$ |
|                                                                             | External $f_{\text{ADC12CLK}}$ from ACLK, MCLK, or SMCLK, ADC12SSEL $\neq$ 0                                                                |                                                                                                                                                            | See <sup>(2)</sup> |                    |               |
| $t_{\text{ADC12ON}}$ Turnon settling time of the ADC                        | See <sup>(3)</sup>                                                                                                                          |                                                                                                                                                            |                    | 100                | ns            |
| $t_{\text{ADC12OFF}}$ Time ADC must be off before it can be turned on again | $t_{\text{ADC12OFF}}$ must be met to make sure that $t_{\text{ADC12ON}}$ time holds.                                                        | 100                                                                                                                                                        |                    |                    | ns            |
| $t_{\text{Sample}}$ Sampling time                                           | $R_S = 400\ \Omega$ , $R_I = 4\ \text{k}\Omega$ , $C_I = 15\ \text{pF}$ , $C_{\text{pext}} = 8\ \text{pF}$ <sup>(4)</sup>                   | All pulse sample mode (ADC12SHP = 1) and extended sample mode (ADC12SHP = 0) with buffered reference (ADC12VRSEL = 0x1, 0x3, 0x5, 0x7, 0x9, 0xB, 0xD, 0xF) |                    | 1                  | $\mu\text{s}$ |
|                                                                             |                                                                                                                                             | Extended sample mode (ADC12SHP = 0) with unbuffered reference (ADC12VRSEL = 0x0, 0x2, 0x4, 0x6, 0xC, 0xE)                                                  |                    | See <sup>(5)</sup> | $\mu\text{s}$ |

(1) The ADC12OSC is sourced directly from MODOSC inside the UCS.

(2)  $14 \times 1 / f_{\text{ADC12CLK}}$ . If ADC12WINC = 1, then  $15 \times 1 / f_{\text{ADC12CLK}}$

(3) The condition is that the error in a conversion started after  $t_{\text{ADC12ON}}$  is less than  $\pm 0.5$  LSB. The reference and input signal are already settled.

(4) Approximately 10 Tau ( $\tau$ ) are needed to get an error of less than  $\pm 0.5$  LSB:  $t_{\text{sample}} = \ln(2^{n+2}) \times (R_S + R_I) \times (C_I + C_{\text{pext}})$ ,  $R_S < 10\ \text{k}\Omega$ , where  $n$  = ADC resolution = 12,  $R_S$  = external source resistance,  $C_{\text{pext}}$  = external parasitic capacitance.

(5)  $6 \times 1 / f_{\text{ADC12CLK}}$

Table 5-24 lists the linearity parameters of the ADC when using an external reference.

**Table 5-24. 12-Bit ADC, Linearity Parameters With External Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER          |                                                        | TEST CONDITIONS                                                                                                                                                                                                                    | MIN   | TYP  | MAX   | UNIT |
|--------------------|--------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|------|-------|------|
| Resolution         | Number of no missing code output-code bits             |                                                                                                                                                                                                                                    | 12    |      |       | bits |
| E <sub>I</sub>     | Integral linearity error (INL) for differential input  | $1.2\text{ V} \leq V_{R+} - V_{R-} \leq AV_{CC}$                                                                                                                                                                                   |       |      | ±1.8  | LSB  |
| E <sub>I</sub>     | Integral linearity error (INL) for single ended inputs | $1.2\text{ V} \leq V_{R+} - V_{R-} \leq AV_{CC}$                                                                                                                                                                                   |       |      | ±2.2  | LSB  |
| E <sub>D</sub>     | Differential linearity error (DNL)                     |                                                                                                                                                                                                                                    | -0.99 |      | +1.0  | LSB  |
| E <sub>O</sub>     | Offset error <sup>(2) (3)</sup>                        | ADC12VRSEL = 0x2 or 0x4 without TLV calibration, TLV calibration data can be used to improve the parameter <sup>(4)</sup>                                                                                                          |       | ±0.5 | ±1.5  | mV   |
| E <sub>G,ext</sub> | Gain error                                             | With external voltage reference without internal buffer (ADC12VRSEL = 0x2 or 0x4) without TLV calibration, TLV calibration data can be used to improve the parameter <sup>(4)</sup> , $V_{R+} = 2.5\text{ V}$ , $V_{R-} = AV_{SS}$ |       | ±0.8 | ±2.5  | LSB  |
|                    |                                                        | With external voltage reference with internal buffer (ADC12VRSEL = 0x3), $V_{R+} = 2.5\text{ V}$ , $V_{R-} = AV_{SS}$                                                                                                              |       | ±1   | ±20   |      |
| E <sub>T,ext</sub> | Total unadjusted error                                 | With external voltage reference without internal buffer (ADC12VRSEL = 0x2 or 0x4) without TLV calibration, TLV calibration data can be used to improve the parameter <sup>(4)</sup> , $V_{R+} = 2.5\text{ V}$ , $V_{R-} = AV_{SS}$ |       | ±1.4 | ±3.5  | LSB  |
|                    |                                                        | With external voltage reference with internal buffer (ADC12VRSEL = 0x3), $V_{R+} = 2.5\text{ V}$ , $V_{R-} = AV_{SS}$                                                                                                              |       | ±1.4 | ±21.0 |      |

(1) See Table 5-26 and Table 5-32 for more information on internal reference performance, and see [Designing With the MSP430FR59xx and MSP430FR58xx ADC](#) for details on optimizing ADC performance for your application with the choice of internal or external reference.

(2) Offset is measured as the input voltage (at which ADC output transitions from 0 to 1) minus 0.5 LSB.

(3) Offset increases as I<sub>R</sub> drop increases when V<sub>R-</sub> is AV<sub>SS</sub>.

(4) For details, see the device descriptor in the [MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide](#).

[Table 5-25](#) lists the dynamic performance characteristics of the ADC with differential inputs and an external reference.

**Table 5-25. 12-Bit ADC, Dynamic Performance for Differential Inputs With External Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |                                         | TEST CONDITIONS                           | MIN  | TYP  | MAX | UNIT |
|-----------|-----------------------------------------|-------------------------------------------|------|------|-----|------|
| SNR       | Signal-to-noise                         | $V_{R+} = 2.5\text{ V}$ , $V_{R-} = AVSS$ | 68   | 71   |     | dB   |
| ENOB      | Effective number of bits <sup>(2)</sup> | $V_{R+} = 2.5\text{ V}$ , $V_{R-} = AVSS$ | 10.7 | 11.2 |     | bits |

- (1) See [Table 5-26](#) and [Table 5-32](#) for more information on internal reference performance, and see [Designing With the MSP430FR59xx and MSP430FR58xx ADC](#) for details on optimizing ADC performance for your application with the choice of internal or external reference.

- (2)  $ENOB = (SINAD - 1.76) / 6.02$

[Table 5-26](#) lists the dynamic performance characteristics of the ADC with differential inputs and an internal reference.

**Table 5-26. 12-Bit ADC, Dynamic Performance for Differential Inputs With Internal Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |                                         | TEST CONDITIONS                           | MIN  | TYP  | MAX | UNIT |
|-----------|-----------------------------------------|-------------------------------------------|------|------|-----|------|
| ENOB      | Effective number of bits <sup>(2)</sup> | $V_{R+} = 2.5\text{ V}$ , $V_{R-} = AVSS$ | 10.3 | 10.7 |     | Bits |

- (1) See [Table 5-32](#) for more information on internal reference performance, and see [Designing With the MSP430FR59xx and MSP430FR58xx ADC](#) for details on optimizing ADC performance for your application with the choice of internal or external reference.

- (2)  $ENOB = (SINAD - 1.76) / 6.02$

[Table 5-27](#) lists the dynamic performance characteristics of the ADC with single-ended inputs and an external reference.

**Table 5-27. 12-Bit ADC, Dynamic Performance for Single-Ended Inputs With External Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |                                         | TEST CONDITIONS                           | MIN  | TYP  | MAX | UNIT |
|-----------|-----------------------------------------|-------------------------------------------|------|------|-----|------|
| SNR       | Signal-to-noise                         | $V_{R+} = 2.5\text{ V}$ , $V_{R-} = AVSS$ | 64   | 68   |     | dB   |
| ENOB      | Effective number of bits <sup>(2)</sup> | $V_{R+} = 2.5\text{ V}$ , $V_{R-} = AVSS$ | 10.2 | 10.7 |     | bits |

- (1) See [Table 5-28](#) and [Table 5-32](#) for more information on internal reference performance, and see [Designing With the MSP430FR59xx and MSP430FR58xx ADC](#) for details on optimizing ADC performance for your application with the choice of internal or external reference.

- (2)  $ENOB = (SINAD - 1.76) / 6.02$

[Table 5-28](#) lists the dynamic performance characteristics of the ADC with single-ended inputs and an internal reference.

**Table 5-28. 12-Bit ADC, Dynamic Performance for Single-Ended Inputs With Internal Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |                                         | TEST CONDITIONS                           | MIN | TYP  | MAX | UNIT |
|-----------|-----------------------------------------|-------------------------------------------|-----|------|-----|------|
| ENOB      | Effective number of bits <sup>(2)</sup> | $V_{R+} = 2.5\text{ V}$ , $V_{R-} = AVSS$ | 9.4 | 10.4 |     | bits |

- (1) See [Table 5-32](#) for more information on internal reference performance, and see [Designing With the MSP430FR59xx and MSP430FR58xx ADC](#) for details on optimizing ADC performance for your application with the choice of internal or external reference.

- (2)  $ENOB = (SINAD - 1.76) / 6.02$

[Table 5-29](#) lists the dynamic performance characteristics of the ADC using a 32.678-kHz clock.

**Table 5-29. 12-Bit ADC, Dynamic Performance With 32.768-kHz Clock**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |                                         | TEST CONDITIONS                                                                                                    | TYP | UNIT |
|-----------|-----------------------------------------|--------------------------------------------------------------------------------------------------------------------|-----|------|
| ENOB      | Effective number of bits <sup>(1)</sup> | Reduced performance with $f_{ADC12CLK}$ from $ACLK_{LFX}$ 32.768 kHz,<br>$V_{R+} = 2.5\text{ V}$ , $V_{R-} = AVSS$ | 10  | bits |

- (1)  $ENOB = (SINAD - 1.76) / 6.02$


Table 5-30 lists the characteristics of the temperature sensor and built-in  $V_{1/2}$  of the ADC.

**Table 5-30. 12-Bit ADC, Temperature Sensor and Built-In  $V_{1/2}$**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                     |                                                                                          | TEST CONDITIONS                                                         | MIN   | TYP | MAX   | UNIT                 |
|-------------------------------|------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|-------|-----|-------|----------------------|
| $V_{\text{SENSOR}}$           | See <sup>(1)</sup> <sup>(2)</sup> (also see <a href="#">Figure 5-20</a> )                | ADC12ON = 1, ADC12TCMAP = 1,<br>$T_A = 0^\circ\text{C}$                 |       | 700 |       | mV                   |
| $TC_{\text{SENSOR}}$          | See <sup>(2)</sup>                                                                       | ADC12ON = 1, ADC12TCMAP = 1                                             |       | 2.5 |       | mV/ $^\circ\text{C}$ |
| $t_{\text{SENSOR(sample)}}$   | Sample time required if ADCTCMAP = 1 and<br>channel (MAX – 1) is selected <sup>(3)</sup> | ADC12ON = 1, ADC12TCMAP = 1,<br>Error of conversion result $\leq 1$ LSB |       | 30  |       | $\mu\text{s}$        |
| $V_{1/2}$                     | AVCC voltage divider for ADC12BATMAP = 1<br>on MAX input channel                         | ADC12ON = 1, ADC12BATMAP = 1                                            | 47.5% | 50% | 52.5% |                      |
| $I_{V\ 1/2}$                  | Current for battery monitor during sample time                                           | ADC12ON = 1, ADC12BATMAP = 1                                            |       | 38  | 63    | $\mu\text{A}$        |
| $t_{V\ 1/2\ (\text{sample})}$ | Sample time required if ADC12BATMAP = 1<br>and channel MAX is selected <sup>(4)</sup>    | ADC12ON = 1, ADC12BATMAP = 1                                            |       | 1.7 |       | $\mu\text{s}$        |

- (1) The temperature sensor offset can be as much as  $\pm 30^\circ\text{C}$ . TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.
- (2) The device descriptor structure contains calibration values for  $30^\circ\text{C} \pm 3^\circ\text{C}$  and  $85^\circ\text{C} \pm 3^\circ\text{C}$  for each available reference voltage level. The sensor voltage can be computed as  $V_{\text{SENSE}} = TC_{\text{SENSOR}} \times (\text{Temperature, } ^\circ\text{C}) + V_{\text{SENSOR}}$ , where  $TC_{\text{SENSOR}}$  and  $V_{\text{SENSOR}}$  can be computed from the calibration values for higher accuracy.
- (3) The typical equivalent impedance of the sensor is 250 k $\Omega$ . The sample time required includes the sensor-on time  $t_{\text{SENSOR(on)}}$ .
- (4) The on-time  $t_{V1/2(\text{on})}$  is included in the sampling time  $t_{V1/2(\text{sample})}$ ; no additional on time is needed.



**Figure 5-20. Typical Temperature Sensor Voltage**



Table 5-31 lists the external reference requirements for the ADC.

**Table 5-31. 12-Bit ADC, External Reference<sup>(1)</sup>**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                      |                                                                                       | TEST CONDITIONS                                                                                                                                                           | MIN | TYP | MAX       | UNIT          |
|--------------------------------|---------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----------|---------------|
| $V_{R+}$                       | Positive external reference voltage input<br>VeREF+ or VeREF- based on ADC12VRSEL bit | $V_{R+} > V_{R-}$                                                                                                                                                         | 1.2 |     | $AV_{CC}$ | V             |
| $V_{R-}$                       | Negative external reference voltage input<br>VeREF+ or VeREF- based on ADC12VRSEL bit | $V_{R+} > V_{R-}$                                                                                                                                                         | 0   |     | 1.2       | V             |
| $V_{R+} - V_{R-}$              | Differential external reference voltage input                                         | $V_{R+} > V_{R-}$                                                                                                                                                         | 1.2 |     | $AV_{CC}$ | V             |
| $I_{VeREF+}$ ,<br>$I_{VeREF-}$ | Static input current, singled-ended input mode                                        | $1.2\text{ V} \leq V_{eREF+} \leq V_{AVCC}$ , $V_{eREF-} = 0\text{ V}$<br>$f_{ADC12CLK} = 5\text{ MHz}$ , $ADC12SHTX = 1\text{h}$ ,<br>$ADC12DIF = 0$ , $ADC12PWRMD = 0$  |     |     | $\pm 10$  | $\mu\text{A}$ |
|                                |                                                                                       | $1.2\text{ V} \leq V_{eREF+} \leq V_{AVCC}$ , $V_{eREF-} = 0\text{ V}$<br>$f_{ADC12CLK} = 5\text{ MHz}$ , $ADC12SHTX = 8\text{h}$ ,<br>$ADC12DIF = 0$ , $ADC12PWRMD = 01$ |     |     | $\pm 2.5$ |               |
| $I_{VeREF+}$ ,<br>$I_{VeREF-}$ | Static input current, differential input mode                                         | $1.2\text{ V} \leq V_{eREF+} \leq V_{AVCC}$ , $V_{eREF-} = 0\text{ V}$<br>$f_{ADC12CLK} = 5\text{ MHz}$ , $ADC12SHTX = 1\text{h}$ ,<br>$ADC12DIF = 1$ , $ADC12PWRMD = 0$  |     |     | $\pm 20$  | $\mu\text{A}$ |
|                                |                                                                                       | $1.2\text{ V} \leq V_{eREF+} \leq V_{AVCC}$ , $V_{eREF-} = 0\text{ V}$<br>$f_{ADC12CLK} = 5\text{ MHz}$ , $ADC12SHTX = 8\text{h}$ ,<br>$ADC12DIF = 1$ , $ADC12PWRMD = 1$  |     |     | $\pm 5$   |               |
| $I_{VeREF+}$                   | Peak input current with single-ended input                                            | $0\text{ V} \leq V_{eREF+} \leq V_{AVCC}$ , $ADC12DIF = 0$                                                                                                                |     |     | 1.5       | mA            |
| $I_{VeREF+}$                   | Peak input current with differential input                                            | $0\text{ V} \leq V_{eREF+} \leq V_{AVCC}$ , $ADC12DIF = 1$                                                                                                                |     |     | 3         | mA            |
| $C_{VeREF+/-}$                 | Capacitance at VeREF+ or VeREF- terminal                                              | See <sup>(2)</sup>                                                                                                                                                        | 10  |     |           | $\mu\text{F}$ |

- (1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance,  $C_i$ , is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- (2) Connect two decoupling capacitors, 10  $\mu\text{F}$  and 470 nF, to VeREF to decouple the dynamic current required for an external reference source if it is used for the ADC12\_B. Also see the [MSP430FR58xx, MSP430FR59xx, MSP430FR68xx, and MSP430FR69xx Family User's Guide](#).

## 5.12.9 Reference

Table 5-32 lists the characteristics of the built-in voltage reference.

**Table 5-32. REF, Built-In Reference**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                  | TEST CONDITIONS                                            | V <sub>CC</sub>                                                                                                                | MIN   | TYP   | MAX   | UNIT  |
|--------------------------------------------|------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|-------|-------|-------|-------|
| V <sub>REF+</sub>                          | Positive built-in reference voltage output                 | REFVSEL = {2} for 2.5 V, REFON = 1                                                                                             | 2.7 V | 2.5   | ±1.5% | V     |
|                                            |                                                            | REFVSEL = {1} for 2.0 V, REFON = 1                                                                                             | 2.2 V | 2.0   | ±1.5% |       |
|                                            |                                                            | REFVSEL = {0} for 1.2 V, REFON = 1                                                                                             | 1.8 V | 1.2   | ±1.8% |       |
| Noise                                      | RMS noise at VREF <sup>(1)</sup>                           | From 0.1 Hz to 10 Hz, REFVSEL = {0}                                                                                            |       | 110   | 600   | μV    |
| V <sub>OS_BUF_INT</sub>                    | VREF ADC BUF_INT buffer offset <sup>(2)</sup>              | T <sub>A</sub> = 25°C, ADC ON, REFVSEL = {0}, REFON = 1, REFOUT = 0                                                            |       | –12   | +12   | mV    |
| V <sub>OS_BUF_EXT</sub>                    | VREF ADC BUF_EXT buffer offset <sup>(2)</sup>              | T <sub>A</sub> = 25°C, REFVSEL = {0}, REFOUT = 1, REFON = 1 or ADC ON                                                          |       | –12   | +12   | mV    |
| AV <sub>CC(min)</sub>                      | AVCC minimum voltage, Positive built-in reference active   | REFVSEL = {0} for 1.2 V                                                                                                        |       | 1.8   |       | V     |
|                                            |                                                            | REFVSEL = {1} for 2.0 V                                                                                                        |       | 2.2   |       |       |
|                                            |                                                            | REFVSEL = {2} for 2.5 V                                                                                                        |       | 2.7   |       |       |
| I <sub>REF+</sub>                          | Operating supply current into AVCC terminal <sup>(3)</sup> | REFON = 1                                                                                                                      | 3 V   | 8     | 15    | μA    |
| I <sub>REF+_ADC_BUF</sub>                  | Operating supply current into AVCC terminal <sup>(3)</sup> | ADC ON, REFOUT = 0, REFVSEL = {0, 1, 2}, ADC12PWRMD = 0,                                                                       | 3 V   | 225   | 355   | μA    |
|                                            |                                                            | ADC ON, REFOUT = 1, REFVSEL = {0, 1, 2}, ADC12PWRMD = 0                                                                        |       | 1030  | 1660  |       |
|                                            |                                                            | ADC ON, REFOUT = 0, REFVSEL = {0, 1, 2}, ADC12PWRMD = 1                                                                        |       | 120   | 185   |       |
|                                            |                                                            | ADC ON, REFOUT = 1, REFVSEL = {0, 1, 2}, ADC12PWRMD = 1                                                                        |       | 545   | 895   |       |
|                                            |                                                            | ADC OFF, REFON = 1, REFOUT = 1, REFVSEL = {0, 1, 2}                                                                            |       | 1085  | 1780  |       |
| I <sub>O(VREF+)</sub>                      | VREF maximum load current, VREF+ terminal                  | REFVSEL = {0, 1, 2}, AVCC = AVCC(min) for each reference level, REFON = REFOUT = 1                                             |       | –1000 | +10   | μA    |
| ΔV <sub>out</sub> /ΔI <sub>o</sub> (VREF+) | Load-current regulation, VREF+ terminal                    | REFVSEL = {0, 1, 2}, I <sub>O(VREF+)</sub> = +10 μA or –1000 μA, AVCC = AVCC(min) for each reference level, REFON = REFOUT = 1 |       |       | 2500  | μV/mA |
| C <sub>VREF+/-</sub>                       | Capacitance at VREF+ and VREF- terminals                   | REFON = REFOUT = 1                                                                                                             |       | 0     | 100   | pF    |
| TC <sub>REF+</sub>                         | Temperature coefficient of built-in reference              | REFVSEL = {0, 1, 2}, REFON = REFOUT = 1, T <sub>A</sub> = –40°C to 85°C <sup>(4)</sup>                                         |       | 18    | 50    | ppm/K |
| PSRR <sub>DC</sub>                         | Power supply rejection ratio (DC)                          | AVCC = AVCC(min) to AVCC(max), T <sub>A</sub> = 25°C, REFVSEL = {0, 1, 2}, REFON = REFOUT = 1                                  |       | 120   | 400   | μV/V  |
| PSRR <sub>AC</sub>                         | Power supply rejection ratio (AC)                          | dAVCC = 0.1 V at 1 kHz                                                                                                         |       | 3.0   |       | mV/V  |
| t <sub>SETTLE</sub>                        | Settling time of reference voltage <sup>(5)</sup>          | AVCC = AVCC(min) to AVCC(max), REFVSEL = {0, 1, 2}, REFON = 0 → 1                                                              |       | 75    | 80    | μs    |

- (1) Internal reference noise affects ADC performance when ADC uses internal reference. See [Designing With the MSP430FR59xx and MSP430FR58xx ADC](#) for details on optimizing ADC performance for your application with the choice of internal versus external reference.
- (2) Buffer offset affects ADC gain error and thus total unadjusted error.
- (3) The internal reference current is supplied through the AVCC terminal.
- (4) Calculated using the box method: (MAX(–40°C to 85°C) – MIN(–40°C to 85°C)) / MIN(–40°C to 85°C)/(85°C – (–40°C)).
- (5) The condition is that the error in a conversion started after t<sub>REFON</sub> is less than ±0.5 LSB.

### 5.12.10 Comparator

Table 5-33 lists the characteristics of the comparator.

**Table 5-33. Comparator\_E**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                |                                                                                   | TEST CONDITIONS                                                                         | V <sub>CC</sub> | MIN                  | TYP                | MAX                  | UNIT |    |
|--------------------------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|-----------------|----------------------|--------------------|----------------------|------|----|
| I <sub>AVCC_COMP</sub>   | Comparator operating supply current into AVCC, excludes reference resistor ladder | CEPWRMD = 00, CEON = 1, CERSx = 00 (fast)                                               | 2.2 V, 3.0 V    |                      | 11                 | 20                   | μA   |    |
|                          |                                                                                   | CEPWRMD = 01, CEON = 1, CERSx = 00 (medium)                                             |                 |                      | 9                  | 17                   |      |    |
|                          |                                                                                   | CEPWRMD = 10, CEON = 1, CERSx = 00 (slow), T <sub>A</sub> = 30°C                        |                 |                      |                    | 0.5                  |      |    |
|                          |                                                                                   | CEPWRMD = 10, CEON = 1, CERSx = 00 (slow), T <sub>A</sub> = 85°C                        |                 |                      |                    | 1.3                  |      |    |
| I <sub>AVCC_REF</sub>    | Quiescent current of resistor ladder into AVCC, including REF module current      | CEREFLx = 01, CERSx = 10, REFON = 0, CEON = 0, CEREFACC = 0                             | 2.2 V, 3.0 V    |                      | 12                 | 15                   | μA   |    |
|                          |                                                                                   | CEREFLx = 01, CERSx = 10, REFON = 0, CEON = 0, CEREFACC = 1                             |                 |                      | 5                  | 7                    |      |    |
| V <sub>REF</sub>         | Reference voltage level                                                           | CERSx = 11, CEREFLx = 01, CEREFACC = 0                                                  | 1.8 V           | 1.17                 | 1.2                | 1.23                 | V    |    |
|                          |                                                                                   | CERSx = 11, CEREFLx = 10, CEREFACC = 0                                                  | 2.2 V           | 1.92                 | 2.0                | 2.08                 |      |    |
|                          |                                                                                   | CERSx = 11, CEREFLx = 11, CEREFACC = 0                                                  | 2.7 V           | 2.40                 | 2.5                | 2.60                 |      |    |
|                          |                                                                                   | CERSx = 11, CEREFLx = 01, CEREFACC = 1                                                  | 1.8 V           | 1.10                 | 1.2                | 1.245                |      |    |
|                          |                                                                                   | CERSx = 11, CEREFLx = 10, CEREFACC = 1                                                  | 2.2 V           | 1.90                 | 2.0                | 2.08                 |      |    |
|                          |                                                                                   | CERSx = 11, CEREFLx = 11, CEREFACC = 1                                                  | 2.7 V           | 2.35                 | 2.5                | 2.60                 |      |    |
| V <sub>IC</sub>          | Common-mode input range                                                           |                                                                                         |                 | 0                    |                    | V <sub>CC</sub> – 1  | V    |    |
| V <sub>OFFSET</sub>      | Input offset voltage                                                              | CEPWRMD = 00                                                                            |                 | –32                  |                    | 32                   | mV   |    |
|                          |                                                                                   | CEPWRMD = 01                                                                            |                 | –32                  |                    | 32                   |      |    |
|                          |                                                                                   | CEPWRMD = 10                                                                            |                 | –30                  |                    | 30                   |      |    |
| C <sub>IN</sub>          | Input capacitance                                                                 | CEPWRMD = 00 or CEPWRMD = 01                                                            |                 |                      | 9                  |                      | pF   |    |
|                          |                                                                                   | CEPWRMD = 10                                                                            |                 |                      | 9                  |                      |      |    |
| R <sub>SIN</sub>         | Series input resistance                                                           | On (switch closed)                                                                      |                 |                      | 1                  | 3                    | kΩ   |    |
|                          |                                                                                   | Off (switch open)                                                                       |                 | 50                   |                    |                      | MΩ   |    |
| t <sub>PD</sub>          | Propagation delay, response time                                                  | CEPWRMD = 00, CEF = 0, Overdrive ≥ 20 mV                                                |                 |                      | 260                | 330                  | ns   |    |
|                          |                                                                                   | CEPWRMD = 01, CEF = 0, Overdrive ≥ 20 mV                                                |                 |                      | 350                | 460                  |      |    |
|                          |                                                                                   | CEPWRMD = 10, CEF = 0, Overdrive ≥ 20 mV                                                |                 |                      |                    | 15                   | μs   |    |
| t <sub>PD,filter</sub>   | Propagation delay with filter active                                              | CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 00                             |                 |                      | 700                | 1000                 | ns   |    |
|                          |                                                                                   | CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 01                             |                 |                      | 1.0                | 1.8                  |      | μs |
|                          |                                                                                   | CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 10                             |                 |                      | 2.0                | 3.5                  |      |    |
|                          |                                                                                   | CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 11                             |                 |                      | 4.0                | 7.0                  |      |    |
| t <sub>EN_CMP</sub>      | Comparator enable time                                                            | CEON = 0 → 1, VIN+, VIN- from pins, Overdrive ≥ 20 mV, CEPWRMD = 00                     |                 |                      | 0.9                | 1.5                  | μs   |    |
|                          |                                                                                   | CEON = 0 → 1, VIN+, VIN- from pins, Overdrive ≥ 20 mV, CEPWRMD = 01                     |                 |                      | 0.9                | 1.5                  |      |    |
|                          |                                                                                   | CEON = 0 → 1, VIN+, VIN- from pins, Overdrive ≥ 20 mV, CEPWRMD = 10                     |                 |                      | 15                 | 100                  |      |    |
| t <sub>EN_CMP_VREF</sub> | Comparator and reference ladder and reference voltage enable time                 | CEON = 0 → 1, CEREFLx = 10, CERSx = 10 or 11, CEREF0 = CEREF1 = 0x0F, Overdrive ≥ 20 mV |                 |                      | 350                | 1500                 | μs   |    |
| V <sub>CE_REF</sub>      | Reference voltage for a given tap                                                 | VIN = reference into resistor ladder, n = 0 to 31                                       |                 | VIN × (n + 0.5) / 32 | VIN × (n + 1) / 32 | VIN × (n + 1.5) / 32 | V    |    |

## 5.12.11 FRAM

Table 5-34 lists the characteristics of the FRAM.

**Table 5-34. FRAM**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                      | TEST CONDITIONS       | MIN              | TYP                                    | MAX | UNIT   |
|------------------------------------------------|-----------------------|------------------|----------------------------------------|-----|--------|
| Read and write endurance                       |                       | 10 <sup>15</sup> |                                        |     | cycles |
| t <sub>Retention</sub> Data retention duration | T <sub>J</sub> = 25°C | 100              |                                        |     | years  |
|                                                | T <sub>J</sub> = 70°C | 40               |                                        |     |        |
|                                                | T <sub>J</sub> = 85°C | 10               |                                        |     |        |
| I <sub>WRITE</sub> Current to write into FRAM  |                       |                  | I <sub>READ</sub> <sup>(1)</sup>       |     | nA     |
| I <sub>ERASE</sub> Erase current               |                       |                  | n/a <sup>(2)</sup>                     |     | nA     |
| t <sub>WRITE</sub> Write time                  |                       |                  | t <sub>READ</sub> <sup>(3)</sup>       |     | ns     |
| t <sub>READ</sub> Read time                    | NWAITSx = 0           |                  | 1 / f <sub>SYSTEM</sub> <sup>(4)</sup> |     | ns     |
|                                                | NWAITSx = 1           |                  | 2 / f <sub>SYSTEM</sub> <sup>(4)</sup> |     |        |

- (1) Writing to FRAM does not require a setup sequence or additional power when compared to reading from FRAM. The FRAM read current I<sub>READ</sub> is included in the active mode current consumption numbers I<sub>AM,FRAM</sub>.
- (2) FRAM does not require a special erase sequence.
- (3) Writing into FRAM is as fast as reading.
- (4) The maximum read (and write) speed is specified by f<sub>SYSTEM</sub> using the appropriate wait state settings (NWAITSx).

## 5.13 Emulation and Debug

Table 5-35 lists the characteristics of the JTAG and Spy-Bi-Wire interface.

**Table 5-35. JTAG and Spy-Bi-Wire Interface**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                                                                      | TEST CONDITIONS | MIN  | TYP | MAX | UNIT |
|------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|------|-----|-----|------|
| I <sub>JTAG</sub> Supply current adder when JTAG active (but not clocked)                                                                      | 2.2 V, 3.0 V    |      | 40  | 100 | μA   |
| f <sub>SBW</sub> Spy-Bi-Wire input frequency                                                                                                   | 2.2 V, 3.0 V    | 0    |     | 10  | MHz  |
| t <sub>SBW,Low</sub> Spy-Bi-Wire low clock pulse duration                                                                                      | 2.2 V, 3.0 V    | 0.04 |     | 15  | μs   |
| t <sub>SBW,En</sub> Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) <sup>(1)</sup>                                       | 2.2 V, 3.0 V    |      |     | 110 | μs   |
| t <sub>SBW,Rst</sub> Spy-Bi-Wire return to normal operation time                                                                               |                 | 15   |     | 100 | μs   |
| f <sub>TCK</sub> TCK input frequency, 4-wire JTAG <sup>(2)</sup>                                                                               | 2.2 V           | 0    |     | 16  | MHz  |
|                                                                                                                                                | 3.0 V           | 0    |     | 16  | MHz  |
| R <sub>internal</sub> Internal pulldown resistance on TEST                                                                                     | 2.2 V, 3.0 V    | 20   | 35  | 50  | kΩ   |
| f <sub>TCLK</sub> TCLK/MCLK frequency during JTAG access, no FRAM access (limited by f <sub>SYSTEM</sub> )                                     |                 |      |     | 16  | MHz  |
| t <sub>TCLK,Low/High</sub> TCLK low or high clock pulse duration, no FRAM access                                                               |                 |      |     | 25  | ns   |
| f <sub>TCLK,FRAM</sub> TCLK/MCLK frequency during JTAG access, including FRAM access (limited by f <sub>SYSTEM</sub> with no FRAM wait states) |                 |      |     | 4   | MHz  |
| t <sub>TCLK,FRAM,Low/High</sub> TCLK low or high clock pulse duration, including FRAM accesses                                                 |                 |      |     | 100 | ns   |

- (1) Tools that access the Spy-Bi-Wire and BSL interfaces must wait for the t<sub>SBW,En</sub> time after the first transition of the TEST/SBWTCK pin (low to high), before the second transition of the pin (high to low) during the entry sequence.
- (2) f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.

## 6 Detailed Description

### 6.1 Overview

The Texas Instruments MSP430FR58xx family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals. The architecture, combined with seven low-power modes is optimized to achieve extended battery life for example in portable measurement applications. The devices features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency.

The MSP430FR58xx devices are microcontroller configurations with up to five 16-bit timers, Comparator, universal serial communication interfaces (eUSCI) supporting UART, SPI, and I<sup>2</sup>C, hardware multiplier, DMA, real-time clock module with alarm capabilities, up to 40 I/O pins, and an high-performance 12-bit analog-to-digital converter (ADC).

### 6.2 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

## 6.3 Operating Modes

The MSP430FR58xx MCUs have one active mode and seven software-selectable low-power modes of operation (see 表 6-1). An interrupt event can wake up the device from a low-power mode (LPM0 to LPM4), service the request, and restore back to the low-power mode on return from the interrupt program. Low-power modes LPM3.5 and LPM4.5 disable the core supply to minimize power consumption.

表 6-1. Operating Modes

| MODE                                                  | AM                                                  |                                       | LPM0                                                | LPM1                                                | LPM2                                 | LPM3                                 | LPM4                                 | LPM3.5     | LPM4.5               |                         |
|-------------------------------------------------------|-----------------------------------------------------|---------------------------------------|-----------------------------------------------------|-----------------------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|------------|----------------------|-------------------------|
|                                                       | ACTIVE                                              | ACTIVE,<br>FRAM<br>OFF <sup>(1)</sup> | CPU Off <sup>(2)</sup>                              | CPU OFF                                             | STANDBY                              | STANDBY                              | OFF                                  | RTC ONLY   | SHUTDOWN<br>WITH SVS | SHUTDOWN<br>WITHOUT SVS |
| Maximum system clock                                  | 16 MHz                                              |                                       | 16 MHz                                              | 16 MHz                                              | 50 kHz                               | 50 kHz                               | 0 <sup>(3)</sup>                     | 50 kHz     | 0 <sup>(3)</sup>     |                         |
| Typical current consumption,<br>T <sub>A</sub> = 25°C | 103 µA/MHz                                          | 65 µA/MHz                             | 70 µA at 1 MHz                                      | 35 µA at 1 MHz                                      | 0.7 µA                               | 0.4 µA                               | 0.3 µA                               | 0.25 µA    | 0.2 µA               | 0.02 µA                 |
| Typical wake-up time                                  | N/A                                                 |                                       | instant                                             | 6 µs                                                | 6 µs                                 | 7 µs                                 | 7 µs                                 | 250 µs     | 250 µs               | 1000 µs                 |
| Wake-up events                                        | N/A                                                 |                                       | all                                                 | all                                                 | LF<br>I/O<br>Comp                    | LF<br>I/O<br>Comp                    | I/O<br>Comp                          | RTC<br>I/O | I/O                  |                         |
| CPU                                                   | on                                                  |                                       | off                                                 | off                                                 | off                                  | off                                  | off                                  | reset      | reset                |                         |
| FRAM                                                  | on                                                  | off <sup>(1)</sup>                    | standby<br>(or off <sup>(1)</sup> )                 | off                                                 | off                                  | off                                  | off                                  | off        | off                  |                         |
| Peripherals in high-frequency<br>state <sup>(4)</sup> | yes                                                 |                                       | yes                                                 | yes                                                 | no                                   | no                                   | no                                   | reset      | reset                |                         |
| Peripherals in low-frequency<br>state <sup>(4)</sup>  | yes                                                 |                                       | yes                                                 | yes                                                 | yes                                  | yes <sup>(5)</sup>                   | no                                   | RTC        | reset                |                         |
| Peripherals in unlocked<br>state <sup>(4)</sup>       | yes                                                 |                                       | yes                                                 | yes                                                 | yes                                  | yes <sup>(5)</sup>                   | yes <sup>(5)</sup>                   | reset      | reset                |                         |
| MCLK                                                  | on<br>(16 MHz <sub>MAX</sub> )                      |                                       | off                                                 | off                                                 | off                                  | off                                  | off                                  | off        | off                  |                         |
| SMCLK                                                 | optional <sup>(6)</sup><br>(16 MHz <sub>MAX</sub> ) |                                       | optional <sup>(6)</sup><br>(16 MHz <sub>MAX</sub> ) | optional <sup>(6)</sup><br>(16 MHz <sub>MAX</sub> ) | off                                  | off                                  | off                                  | off        | off                  |                         |
| ACLK                                                  | on<br>(50 kHz <sub>MAX</sub> )                      |                                       | on<br>(50 kHz <sub>MAX</sub> )                      | on<br>(50 kHz <sub>MAX</sub> )                      | on<br>(50 kHz <sub>MAX</sub> )       | on<br>(50 kHz <sub>MAX</sub> )       | off                                  | off        | off                  |                         |
| External clock                                        | optional<br>(16 MHz <sub>MAX</sub> )                |                                       | optional<br>(16 MHz <sub>MAX</sub> )                | optional<br>(16 MHz <sub>MAX</sub> )                | optional<br>(50 kHz <sub>MAX</sub> ) | optional<br>(50 kHz <sub>MAX</sub> ) | optional<br>(50 kHz <sub>MAX</sub> ) | off        | off                  |                         |
| Full retention                                        | yes                                                 |                                       | yes                                                 | yes                                                 | yes                                  | yes                                  | yes                                  | no         | no                   |                         |

(1) FRAM disabled in FRAM controller

(2) Disabling the FRAM through the FRAM controller allows the application to lower the LPM current consumption but the wake-up time increases as soon as FRAM is accessed (for example, to fetch an interrupt vector). For a wakeup that does not involve the FRAM (for example, DMA transfer to RAM), the wakeup is not delayed.

(3) All clocks disabled

(4) See 表 6-2 for a detailed description of peripherals in high-frequency, low-frequency, or unlocked state.

(5) See 节 6.3.1, which describes the use of peripherals in LPM3 and LPM4.

(6) Controlled by SMCLKOFF.

表 6-1. Operating Modes (continued)

| MODE     | AM     |                                       | LPM0                   | LPM1    | LPM2                    | LPM3                    | LPM4                    | LPM3.5                  | LPM4.5               |                         |
|----------|--------|---------------------------------------|------------------------|---------|-------------------------|-------------------------|-------------------------|-------------------------|----------------------|-------------------------|
|          | ACTIVE | ACTIVE,<br>FRAM<br>OFF <sup>(1)</sup> | CPU Off <sup>(2)</sup> | CPU OFF | STANDBY                 | STANDBY                 | OFF                     | RTC ONLY                | SHUTDOWN<br>WITH SVS | SHUTDOWN<br>WITHOUT SVS |
| SVS      | always |                                       | always                 | always  | optional <sup>(7)</sup> | optional <sup>(7)</sup> | optional <sup>(7)</sup> | optional <sup>(7)</sup> | on <sup>(8)</sup>    | off <sup>(9)</sup>      |
| Brownout | always |                                       | always                 | always  | always                  | always                  | always                  | always                  | always               |                         |

(7) Activated SVS (SVSHE = 1) results in higher current consumption. SVS is not included in typical current consumption.

(8) SVSHE = 1

(9) SVSHE = 0

### 6.3.1 Peripherals in Low-Power Modes

Peripherals can be in different states that impact the achievable power modes of the device. The states depend on the operational modes of the peripherals. The states are:

- A peripheral is in a "high frequency state" if it requires or uses a clock with a "high" frequency of more than 50 kHz.
- A peripheral is in a "low frequency state" if it requires or uses a clock with a "low" frequency of 50 kHz or less.
- A peripheral is in an "unclocked state" if it does not require nor use an internal clock.

If the CPU requests a power mode that does not support the current state of all active peripherals, the device cannot enter the requested power mode but does enter a power mode that still supports the current state of the peripherals, unless an external clock is used. If an external clock is used, the application must ensure the correct frequency range for the requested power mode.

**表 6-2. Peripheral States**

| PERIPHERAL                                           | IN HIGH-FREQUENCY STATE <sup>(1)</sup>                | IN LOW-FREQUENCY STATE <sup>(2)</sup>                | IN UNLOCKED STATE <sup>(3)</sup>                                 |
|------------------------------------------------------|-------------------------------------------------------|------------------------------------------------------|------------------------------------------------------------------|
| WDT                                                  | Clocked by SMCLK                                      | Clocked by ACLK                                      | Not applicable                                                   |
| DMA <sup>(4)</sup>                                   | Not applicable                                        | Not applicable                                       | Waiting for a trigger                                            |
| RTC_B                                                | Not applicable                                        | Clocked by LFXT                                      | Not applicable                                                   |
| Timer_A, TA <sub>x</sub>                             | Clocked by SMCLK or clocked by external clock >50 kHz | Clocked by ACLK or clocked by external clock ≤50 kHz | Clocked by external clock ≤50 kHz                                |
| Timer_B, TB <sub>x</sub>                             | Clocked by SMCLK or clocked by external clock >50 kHz | Clocked by ACLK or clocked by external clock ≤50 kHz | Clocked by external clock ≤50 kHz                                |
| eUSCI_A <sub>x</sub> in UART mode                    | Clocked by SMCLK                                      | Clocked by ACLK                                      | Waiting for first edge of START bit                              |
| eUSCI_A <sub>x</sub> in SPI master mode              | Clocked by SMCLK                                      | Clocked by ACLK                                      | Not applicable                                                   |
| eUSCI_A <sub>x</sub> in SPI slave mode               | Clocked by external clock >50 kHz                     | Clocked by external clock ≤50 kHz                    | Clocked by external clock ≤50 kHz                                |
| eUSCI_B <sub>x</sub> in I <sup>2</sup> C master mode | Clocked by SMCLK or clocked by external clock >50 kHz | Clocked by ACLK or clocked by external clock ≤50 kHz | Not applicable                                                   |
| eUSCI_B <sub>x</sub> in I <sup>2</sup> C slave mode  | Clocked by external clock >50 kHz                     | Clocked by external clock ≤50 kHz                    | Waiting for START condition or clocked by external clock ≤50 kHz |
| eUSCI_B <sub>x</sub> in SPI master mode              | Clocked by SMCLK                                      | Clocked by ACLK                                      | Not applicable                                                   |
| eUSCI_B <sub>x</sub> in SPI slave mode               | Clocked by external clock >50 kHz                     | Clocked by external clock ≤50 kHz                    | Clocked by external clock ≤50 kHz                                |
| ADC12_B                                              | Clocked by SMCLK or by MODOSC                         | Clocked by ACLK                                      | Waiting for a trigger                                            |
| REF_A                                                | Not applicable                                        | Not applicable                                       | Always                                                           |
| COMP_E                                               | Not applicable                                        | Not applicable                                       | Always                                                           |
| CRC <sup>(5)</sup>                                   | Not applicable                                        | Not applicable                                       | Not applicable                                                   |
| MPY <sup>(5)</sup>                                   | Not applicable                                        | Not applicable                                       | Not applicable                                                   |

(1) Peripherals are in a state that requires or uses a clock with a "high" frequency of more than 50 kHz.

(2) Peripherals are in a state that requires or uses a clock with a "low" frequency of 50 kHz or less.

(3) Peripherals are in a state that does not require or does not use an internal clock.

(4) The DMA always transfers data in active mode but can wait for a trigger in any low power mode. A DMA trigger during a low power mode will cause a temporary transition into active mode for the time of the transfer.

(5) Operates only during active mode and will eventually delay the transition into a low power mode until its operation is completed.



### 6.3.1.1 Idle Currents of Peripherals in LPM3 and LPM4

Most peripherals can be activated to be operational in LPM3 if clocked by ACLK. Some modules are operational in LPM4, because they do not require a clock to operate (for example, the comparator). Activating a peripheral in LPM3 or LPM4 increases the current consumption due to its active supply current contribution but also due to an additional idle current. To limit the idle current adder, certain peripherals are grouped together. To achieve optimal current consumption, use modules within one group and limit the number of groups with active modules. 表 6-3 lists the grouping of the peripherals. Modules not listed in this table are either already included in the standard LPM3 current consumption or cannot be used in LPM3 or LPM4.

The idle current adder is very small at room temperature (25°C) but increases at high temperatures (85°C), See the  $I_{IDLE}$  current parameters in Section 5.7 for details.

表 6-3. Peripheral Groups

| Group A   | Group B    |
|-----------|------------|
| Timer TA1 | Timer TA0  |
| Timer TA2 | Timer TA3  |
| Timer TB0 | Comparator |
| eUSCI_A0  | ADC12_B    |
| eUSCI_A1  | REF_A      |
| eUSCI_B0  |            |

## 6.4 Interrupt Vector Table and Signatures

The interrupt vectors, the power-up start address and signatures are in the address range 0FFFFh to 0FF80h. 图 6-1 summarizes the content of this address range.




图 6-1. Interrupt Vectors, Signatures and Passwords

The power-up start address or reset vector is at 0FFFFh to 0FFFEh. It contains a 16-bit address that points to the start address of the application program.

The interrupt vectors start at 0FFFDh and extend to lower addresses. Each vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence. 表 6-4 lists the device specific interrupt vector locations.

The vectors programmed into the address range from 0FFFFh to 0FFE0h are used as BSL password (if enabled by the corresponding signature).

The signatures are located at 0FF80h extending to higher addresses. Signatures are evaluated during device start-up. 表 6-5 lists the device specific signature locations.

A JTAG password can be programmed starting from address 0FF88h and extending to higher addresses. The password can extend into the interrupt vector locations using the interrupt vector addresses as additional bits for the password. The length of the JTAG password depends on the JTAG signature.

See the *System Resets, Interrupts, and Operating Modes, System Control Module (SYS)* chapter in the *MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User's Guide* for details.

**表 6-4. Interrupt Sources, Flags, and Vectors**

| INTERRUPT SOURCE                                                                                                                                                                                                                                                                           | INTERRUPT FLAG                                                                                                                                                                                                                                           | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------|----------|
| <b>System Reset</b><br>Power up, Brownout, Supply Supervisor<br>External Reset RST<br>Watchdog Time-out (Watchdog mode)<br>WDT, FRCTL MPU, CS, PMM Password<br>Violation<br>FRAM uncorrectable bit error detection<br>MPU segment violation<br>FRAM access time error<br>Software POR, BOR | SVSHIFG<br>PMMRSTIFG<br>WDTIFG<br>WDTPW, FRCTLPW, MPUPW, CSPW, PMMPW<br>UBDIFG<br>MPUSEG1IFG, MPUSEG1IFG, MPUSEG2IFG,<br>MPUSEG3IFG<br>ACCTEIFG<br>PMMPORIFG, PMMBORIFG<br>(SYSRSTIV) <sup>(1) (2)</sup>                                                 | Reset            | 0FFFEh       | highest  |
| <b>System NMI</b><br>Vacant Memory Access<br>JTAG Mailbox<br>FRAM bit error detection<br>MPU segment violation                                                                                                                                                                             | VMAIFG<br>JMBNIFG, JMBOUTIFG<br>CBDIFG, UBDIFG<br>MPUSEG1IFG, MPUSEG1IFG, MPUSEG2IFG,<br>MPUSEG3IFG<br>(SYSSNIV) <sup>(1) (3)</sup>                                                                                                                      | (Non)maskable    | 0FFFCh       |          |
| <b>User NMI</b><br>External NMI<br>Oscillator Fault                                                                                                                                                                                                                                        | NMIIFG, OFIFG<br>(SYSUNIV) <sup>(1) (3)</sup>                                                                                                                                                                                                            | (Non)maskable    | 0FFFAh       |          |
| Comparator_E                                                                                                                                                                                                                                                                               | CEIFG, CEIIFG<br>(CEIV) <sup>(1)</sup>                                                                                                                                                                                                                   | Maskable         | 0FFF8h       |          |
| TB0                                                                                                                                                                                                                                                                                        | TB0CCR0.CCIFG                                                                                                                                                                                                                                            | Maskable         | 0FFF6h       |          |
| TB0                                                                                                                                                                                                                                                                                        | TB0CCR1.CCIFG ... TB0CCR6.CCIFG,<br>TB0CTL.TBIFG<br>(TB0IV) <sup>(1)</sup>                                                                                                                                                                               | Maskable         | 0FFF4h       |          |
| Watchdog Timer (Interval Timer Mode)                                                                                                                                                                                                                                                       | WDTIFG                                                                                                                                                                                                                                                   | Maskable         | 0FFF2h       |          |
| eUSCI_A0 Receive or Transmit                                                                                                                                                                                                                                                               | UCA0IFG: UCRXIFG, UCTXIFG (SPI mode)<br>UCA0IFG: UCSTTIFG, UCTXCPITIFG, UCRXIFG,<br>UCTXIFG (UART mode)<br>(UCA0IV) <sup>(1)</sup>                                                                                                                       | Maskable         | 0FFF0h       |          |
| eUSCI_B0 Receive or Transmit                                                                                                                                                                                                                                                               | UCB0IFG: UCRXIFG, UCTXIFG (SPI mode)<br>UCB0IFG: UCALIFG, UCNACKIFG, UCSTTIFG,<br>UCSTPIFG, UCRXIFG0, UCTXIFG0, UCRXIFG1,<br>UCTXIFG1, UCRXIFG2, UCTXIFG2, UCRXIFG3,<br>UCTXIFG3, UCCNTIFG, UCBIT9IFG (I <sup>2</sup> C mode)<br>(UCB0IV) <sup>(1)</sup> | Maskable         | 0FFEEh       |          |
| ADC12_B                                                                                                                                                                                                                                                                                    | ADC12IFG0 to ADC12IFG31<br>ADC12LOIFG, ADC12INIFG, ADC12HIIFG,<br>ADC12RDYIFG, ADC12OVIFG, ADC12TOVIFG<br>(ADC12IV) <sup>(1)</sup>                                                                                                                       | Maskable         | 0FFECCh      |          |
| TA0                                                                                                                                                                                                                                                                                        | TA0CCR0.CCIFG                                                                                                                                                                                                                                            | Maskable         | 0FFEAh       |          |
| TA0                                                                                                                                                                                                                                                                                        | TA0CCR1.CCIFG, TA0CCR2.CCIFG,<br>TA0CTL.TAIFG<br>(TA0IV) <sup>(1)</sup>                                                                                                                                                                                  | Maskable         | 0FFE8h       |          |

(1) Multiple source flags

(2) A reset is generated if the CPU tries to fetch instructions from within peripheral space

(3) (Non)maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable cannot disable it.

**表 6-4. Interrupt Sources, Flags, and Vectors (continued)**

| INTERRUPT SOURCE             | INTERRUPT FLAG                                                                                                                     | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|------------------------------|------------------------------------------------------------------------------------------------------------------------------------|------------------|--------------|----------|
| eUSCI_A1 Receive or Transmit | UCA1IFG: UCRXIFG, UCTXIFG (SPI mode)<br>UCA1IFG: UCSTTIFG, UCTXCPITIFG, UCRXIFG,<br>UCTXIFG (UART mode)<br>(UCA1IV) <sup>(1)</sup> | Maskable         | 0FFE6h       |          |
| DMA                          | DMA0CTL.DMAIFG, DMA1CTL.DMAIFG,<br>DMA2CTL.DMAIFG<br>(DMAIV) <sup>(1)</sup>                                                        | Maskable         | 0FFE4h       |          |
| TA1                          | TA1CCR0.CCIFG                                                                                                                      | Maskable         | 0FFE2h       |          |
| TA1                          | TA1CCR1.CCIFG, TA1CCR2.CCIFG,<br>TA1CTL.TAIFG<br>(TA1IV) <sup>(1)</sup>                                                            | Maskable         | 0FFE0h       |          |
| I/O Port P1                  | P1IFG.0 to P1IFG.7<br>(P1IV) <sup>(1)</sup>                                                                                        | Maskable         | 0FFDEh       |          |
| TA2                          | TA2CCR0.CCIFG                                                                                                                      | Maskable         | 0FFDCh       |          |
| TA2                          | TA2CCR1.CCIFG<br>TA2CTL.TAIFG<br>(TA2IV) <sup>(1)</sup>                                                                            | Maskable         | 0FFDAh       |          |
| I/O Port P2                  | P2IFG.0 to P2IFG.7<br>(P2IV) <sup>(1)</sup>                                                                                        | Maskable         | 0FFD8h       |          |
| TA3                          | TA3CCR0.CCIFG                                                                                                                      | Maskable         | 0FFD6h       |          |
| TA3                          | TA3CCR1.CCIFG<br>TA3CTL.TAIFG<br>(TA3IV) <sup>(1)</sup>                                                                            | Maskable         | 0FFD4h       |          |
| I/O Port P3                  | P3IFG.0 to P3IFG.7<br>(P3IV) <sup>(1)</sup>                                                                                        | Maskable         | 0FFD2h       |          |
| I/O Port P4                  | P4IFG.0 to P4IFG.2<br>(P4IV) <sup>(1)</sup>                                                                                        | Maskable         | 0FFD0h       |          |
| RTC_B                        | RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG,<br>RT1PSIFG, RTCOFIFG<br>(RTCIV) <sup>(1)</sup>                                           | Maskable         | 0FFCEh       | lowest   |

**表 6-5. Signatures**

| SIGNATURE                                   | WORD ADDRESS |
|---------------------------------------------|--------------|
| IP Encapsulation Signature 2                | 0FF8Ah       |
| IP Encapsulation Signature 1 <sup>(1)</sup> | 0FF88h       |
| BSL Signature 2                             | 0FF86h       |
| BSL Signature 1                             | 0FF84h       |
| JTAG Signature 2                            | 0FF82h       |
| JTAG Signature 1                            | 0FF80h       |

(1) Must not contain 0AAAAh if used as JTAG password and IP encapsulation functionality is not desired.

## 6.5 Memory Organization

表 6-6 summarizes the memory map for all device variants.

表 6-6. Memory Organization<sup>(1)</sup>

|                                                                                 |            | MSP430FR58x9                                     | MSP430FR58x8                                     | MSP430FR58x7                                     |
|---------------------------------------------------------------------------------|------------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|
| Memory (FRAM)<br>Main: interrupt vectors<br>and signatures<br>Main: code memory | Total Size | 63KB<br>00FFFFh to 00FF80h<br>013FFFh to 004400h | 47KB<br>00FFFFh to 00FF80h<br>00FF7Fh to 004400h | 32KB<br>00FFFFh to 00FF80h<br>00FF7Fh to 008000h |
| RAM                                                                             |            | 2KB<br>0023FFFh to 001C00h                       | 2KB<br>0023FFFh to 001C00h                       | 1KB<br>001FFFh to 001C00h                        |
| Device Descriptor Info<br>(TLV) (FRAM)                                          |            | 256 B<br>001AFFh to 001A00h                      | 256 B<br>001AFFh to 001A00h                      | 256 B<br>001AFFh to 001A00h                      |
| Information memory<br>(FRAM)                                                    | Info A     | 128 B<br>0019FFFh to 001980h                     | 128 B<br>0019FFFh to 001980h                     | 128 B<br>0019FFFh to 001980h                     |
|                                                                                 | Info B     | 128 B<br>00197Fh to 001900h                      | 128 B<br>00197Fh to 001900h                      | 128 B<br>00197Fh to 001900h                      |
|                                                                                 | Info C     | 128 B<br>0018FFFh to 001880h                     | 128 B<br>0018FFFh to 001880h                     | 128 B<br>0018FFFh to 001880h                     |
|                                                                                 | Info D     | 128 B<br>00187Fh to 001800h                      | 128 B<br>00187Fh to 001800h                      | 128 B<br>00187Fh to 001800h                      |
| Bootloader (BSL)<br>memory (ROM)                                                | BSL 3      | 512 B<br>0017FFFh to 001600h                     | 512 B<br>0017FFFh to 001600h                     | 512 B<br>0017FFFh to 001600h                     |
|                                                                                 | BSL 2      | 512 B<br>0015FFFh to 001400h                     | 512 B<br>0015FFFh to 001400h                     | 512 B<br>0015FFFh to 001400h                     |
|                                                                                 | BSL 1      | 512 B<br>0013FFFh to 001200h                     | 512 B<br>0013FFFh to 001200h                     | 512 B<br>0013FFFh to 001200h                     |
|                                                                                 | BSL 0      | 512 B<br>0011FFFh to 001000h                     | 512 B<br>0011FFFh to 001000h                     | 512 B<br>0011FFFh to 001000h                     |
| Peripherals                                                                     | Size       | 4KB<br>000FFFh to 0h                             | 4KB<br>000FFFh to 0h                             | 4KB<br>000FFFh to 0h                             |

(1) All address space not listed is considered vacant memory.

## 6.6 Bootloader (BSL)

The BSL enables users to program the FRAM or RAM using a UART serial interface (FRxxxx devices) or an I<sup>2</sup>C interface (FRxxxx1 devices). Access to the device memory through the BSL is protected by a user-defined password. 表 6-7 list the BSL pins requirements. BSL entry requires a specific entry sequence on the  $\overline{\text{RST}}$ /NMI/SBWTIO and TEST/SBWTCK pins. For a complete description of the features of the BSL and its implementation, see the [MSP430 FRAM Device Bootloader \(BSL\) User's Guide](#).

表 6-7. BSL Pin Requirements and Functions

| DEVICE SIGNAL                       | BSL FUNCTION                                       |
|-------------------------------------|----------------------------------------------------|
| $\overline{\text{RST}}$ /NMI/SBWTIO | Entry sequence signal                              |
| TEST/SBWTCK                         | Entry sequence signal                              |
| P2.0                                | Devices with UART BSL (FRxxxx): Data transmit      |
| P2.1                                | Devices with UART BSL (FRxxxx): Data receive       |
| P1.6                                | Devices with I <sup>2</sup> C BSL (FRxxxx1): Data  |
| P1.7                                | Devices with I <sup>2</sup> C BSL (FRxxxx1): Clock |
| VCC                                 | Power supply                                       |
| VSS                                 | Ground supply                                      |

## 6.7 JTAG Operation

### 6.7.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the  $\overline{\text{RST}}$ /NMI/SBWDIO is required to interface with MSP430 development tools and device programmers. 表 6-8 lists the JTAG pin requirements. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#). For a complete description of the features of the JTAG interface and its implementation, see [MSP430 Programming With the JTAG Interface](#).

表 6-8. JTAG Pin Requirements and Functions

| DEVICE SIGNAL                       | DIRECTION | FUNCTION                    |
|-------------------------------------|-----------|-----------------------------|
| PJ.3/TCK                            | IN        | JTAG clock input            |
| PJ.2/TMS                            | IN        | JTAG state control          |
| PJ.1/TDI/TCLK                       | IN        | JTAG data input, TCLK input |
| PJ.0/TDO                            | OUT       | JTAG data output            |
| TEST/SBWTCK                         | IN        | Enable JTAG pins            |
| $\overline{\text{RST}}$ /NMI/SBWDIO | IN        | External reset              |
| VCC                                 |           | Power supply                |
| VSS                                 |           | Ground supply               |

### 6.7.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the 2-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. 表 6-9 lists the Spy-Bi-Wire interface pin requirements. For further details on interfacing to development tools and device programmers, see the [MSP430 Hardware Tools User's Guide](#). For a complete description of the features of the JTAG interface and its implementation, see [MSP430 Programming With the JTAG Interface](#).

表 6-9. Spy-Bi-Wire Pin Requirements and Functions

| DEVICE SIGNAL                       | DIRECTION | FUNCTION                          |
|-------------------------------------|-----------|-----------------------------------|
| TEST/SBWTCK                         | IN        | Spy-Bi-Wire clock input           |
| $\overline{\text{RST}}$ /NMI/SBWDIO | IN, OUT   | Spy-Bi-Wire data input and output |
| VCC                                 |           | Power supply                      |
| VSS                                 |           | Ground supply                     |

## 6.8 FRAM

The FRAM can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. Features of the FRAM include:

- Ultra-low-power ultra-fast-write nonvolatile memory
- Byte and word access capability
- Programmable wait state generation
- Error correction coding (ECC)

---

### 注

#### Wait States

For MCLK frequencies > 8 MHz, wait states must be configured following the flow described in the *Wait State Control* section of the *FRAM Controller (FRCTRL)* chapter in the [MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User's Guide](#).

For important software design information regarding FRAM including but not limited to partitioning the memory layout according to application-specific code, constant, and data space requirements, the use of FRAM to optimize application energy consumption, and the use of the Memory Protection Unit (MPU) to maximize application robustness by protecting the program code against unintended write accesses, see [MSP430™ FRAM Technology – How To and Best Practices](#).

## 6.9 Memory Protection Unit Including IP Encapsulation

The FRAM can be protected from inadvertent CPU execution, read access, or write access by the MPU. Features of the MPU include:

- IP encapsulation with programmable boundaries in steps of 1KB (prevents reads from "outside"; for example, JTAG or non-IP software).
- Main memory partitioning is programmable up to three segments in steps of 1KB.
- Each segment's access rights can be individually selected (main and information memory).
- Access violation flags with interrupt capability for easy servicing of access violations.

## 6.10 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be handled using all instructions. For complete module descriptions, see the [MSP430FR58xx](#), [MSP430FR59xx](#), and [MSP430FR6xx Family User's Guide](#).

### 6.10.1 Digital I/O

Up to four 8-bit I/O ports are implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt and LPM3.5 and LPM4.5 wake-up input capability is available for all ports.
- Read and write access to port control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.
- All pins of ports P1, P2, P3, P4, and PJ support Capacitive Touch I/O functionality.
- No cross-currents during start-up.

#### 注

##### Configuration of Digital I/Os After BOR Reset

To prevent any cross currents during start-up of the device, all port pins are high-impedance with Schmitt triggers, and their module functions disabled. To enable the I/O functionality after a BOR reset, the ports must be configured first and then the LOCKLPM5 bit must be cleared. For details, see the *Configuration After Reset* section of the *Digital I/O* chapter in the [MSP430FR58xx](#), [MSP430FR59xx](#), and [MSP430FR6xx Family User's Guide](#).

### 6.10.2 Oscillator and Clock System (CS)

The clock system includes support for a 32-kHz watch-crystal oscillator (XT1), an internal very-low-power low-frequency oscillator (VLO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator XT2. The clock system module is designed to meet the requirements of both low system cost and low power consumption. A fail-safe mechanism exists for all crystal sources. The clock system module provides the following clock signals:

- Auxiliary clock (ACLK). ACLK can be sourced from a 32-kHz watch crystal (LFXT1), the internal low-frequency oscillator (VLO), or a digital external low-frequency (<50 kHz) clock source.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced from a high-frequency crystal (HFXT2), the internal digitally controlled oscillator DCO, a 32-kHz watch crystal (LFXT1), the internal low-frequency oscillator (VLO), or a digital external clock source.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to MCLK.

### 6.10.3 Power-Management Module (PMM)

The primary functions of the PMM are:

- Supply regulated voltages to the core logic
- Supervise voltages that are connected to the device (at DVCC pins)
- Give reset signals to the device during power on and power off

#### 6.10.4 Hardware Multiplier (MPY)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-, 24-, 16-, and 8-bit operands. The module supports signed multiplication, unsigned multiplication, signed multiply-and-accumulate, and unsigned multiply-and-accumulate operations.

#### 6.10.5 Real-Time Clock (RTC\_B) (Only MSP430FR586x and MSP430FR584x)

The RTC\_B module contains an integrated real-time clock (RTC). The RTC integrates an internal calendar that compensates for months with less than 31 days and includes leap year correction. The RTC\_B also supports flexible alarm functions and offset-calibration hardware. RTC operation is available in LPM3.5 modes to minimize power consumption.

#### 6.10.6 Watchdog Timer (WDT\_A)

The primary function of the WDT\_A module is to perform a controlled system restart if a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals. 表 6-10 lists the clock sources for the WDT\_A module.

表 6-10. WDT\_A Clocks

| WDTSEL | NORMAL OPERATION<br>(WATCHDOG AND INTERVAL TIMER MODE) |
|--------|--------------------------------------------------------|
| 00     | SMCLK                                                  |
| 01     | ACLK                                                   |
| 10     | VLOCLK                                                 |
| 11     | LFMODCLK                                               |

#### 6.10.7 System Module (SYS)

The SYS module manages many of the system functions within the device. These system functions include power on reset (POR) and power up clear (PUC) handling, NMI source selection and management, reset interrupt vector generators, bootloader (BSL) entry mechanisms, and configuration management (device descriptors). The SYS module also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the application. 表 6-11 lists the SYS module interrupt vector registers.



**表 6-11. System Module Interrupt Vector Registers**

| INTERRUPT VECTOR REGISTER | ADDRESS | INTERRUPT EVENT                                           | VALUE      | PRIORITY |
|---------------------------|---------|-----------------------------------------------------------|------------|----------|
| SYSRSTIV, System Reset    | 019Eh   | No interrupt pending                                      | 00h        |          |
|                           |         | Brownout (BOR)                                            | 02h        | Highest  |
|                           |         | RSTIFG $\overline{\text{RST}}$ /NMI (BOR)                 | 04h        |          |
|                           |         | PMMSWBOR software BOR (BOR)                               | 06h        |          |
|                           |         | LPmX.5 wakeup (BOR)                                       | 08h        |          |
|                           |         | Security violation (BOR)                                  | 0Ah        |          |
|                           |         | Reserved                                                  | 0Ch        |          |
|                           |         | SVSHIFG SVSH event (BOR)                                  | 0Eh        |          |
|                           |         | Reserved                                                  | 10h        |          |
|                           |         | Reserved                                                  | 12h        |          |
|                           |         | PMMSWPOR software POR (POR)                               | 14h        |          |
|                           |         | WDTIFG watchdog time-out (PUC)                            | 16h        |          |
|                           |         | WDTPW password violation (PUC)                            | 18h        |          |
|                           |         | FRCTLPW password violation (PUC)                          | 1Ah        |          |
|                           |         | Uncorrectable FRAM bit error detection (PUC)              | 1Ch        |          |
|                           |         | Peripheral area fetch (PUC)                               | 1Eh        |          |
|                           |         | PMMPW PMM password violation (PUC)                        | 20h        |          |
|                           |         | MPUPW MPU password violation (PUC)                        | 22h        |          |
|                           |         | CSPW CS password violation (PUC)                          | 24h        |          |
|                           |         | MPUSEGPIFG encapsulated IP memory segment violation (PUC) | 26h        |          |
|                           |         | MPUSEGIIFG information memory segment violation (PUC)     | 28h        |          |
|                           |         | MPUSEG1IFG segment 1 memory violation (PUC)               | 2Ah        |          |
|                           |         | MPUSEG2IFG segment 2 memory violation (PUC)               | 2Ch        |          |
|                           |         | MPUSEG3IFG segment 3 memory violation (PUC)               | 2Eh        |          |
|                           |         | ACCTEIFG access time error (PUC) <sup>(1)</sup>           | 30h        |          |
|                           |         | Reserved                                                  | 32h to 3Eh | Lowest   |
| SYSSNIV, System NMI       | 019Ch   | No interrupt pending                                      | 00h        |          |
|                           |         | Reserved                                                  | 02h        | Highest  |
|                           |         | Uncorrectable FRAM bit error detection                    | 04h        |          |
|                           |         | Reserved                                                  | 06h        |          |
|                           |         | MPUSEGPIFG encapsulated IP memory segment violation       | 08h        |          |
|                           |         | MPUSEGIIFG information memory segment violation           | 0Ah        |          |
|                           |         | MPUSEG1IFG segment 1 memory violation                     | 0Ch        |          |
|                           |         | MPUSEG2IFG segment 2 memory violation                     | 0Eh        |          |
|                           |         | MPUSEG3IFG segment 3 memory violation                     | 10h        |          |
|                           |         | VMAIFG vacant memory access                               | 12h        |          |
|                           |         | JMBINIFG JTAG mailbox input                               | 14h        |          |
|                           |         | JMBOUTIFG JTAG mailbox output                             | 16h        |          |
|                           |         | Correctable FRAM bit error detection                      | 18h        |          |
|                           |         | Reserved                                                  | 1Ah to 1Eh | Lowest   |

(1) Indicates incorrect wait state settings.

**表 6-11. System Module Interrupt Vector Registers (continued)**

| INTERRUPT VECTOR REGISTER | ADDRESS | INTERRUPT EVENT        | VALUE      | PRIORITY |
|---------------------------|---------|------------------------|------------|----------|
| SYSUNIV, User NMI         | 019Ah   | No interrupt pending   | 00h        |          |
|                           |         | NMIIFG NMI pin         | 02h        | Highest  |
|                           |         | OFIFG oscillator fault | 04h        |          |
|                           |         | Reserved               | 06h        |          |
|                           |         | Reserved               | 08h        |          |
|                           |         | Reserved               | 0Ah to 1Eh | Lowest   |

### 6.10.8 DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12\_B conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to wake to move data to or from a peripheral. 表 6-12 lists the available triggers for the DMA.

**表 6-12. DMA Trigger Assignments<sup>(1)</sup>**

| TRIGGER | CHANNEL 0                                        | CHANNEL 1                                        | CHANNEL 2                                        |
|---------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|
| 0       | DMAREQ                                           | DMAREQ                                           | DMAREQ                                           |
| 1       | TA0CCR0 CCIFG                                    | TA0CCR0 CCIFG                                    | TA0CCR0 CCIFG                                    |
| 2       | TA0CCR2 CCIFG                                    | TA0CCR2 CCIFG                                    | TA0CCR2 CCIFG                                    |
| 3       | TA1CCR0 CCIFG                                    | TA1CCR0 CCIFG                                    | TA1CCR0 CCIFG                                    |
| 4       | TA1CCR2 CCIFG                                    | TA1CCR2 CCIFG                                    | TA1CCR2 CCIFG                                    |
| 5       | TA2CCR0 CCIFG                                    | TA2CCR0 CCIFG                                    | TA2CCR0 CCIFG                                    |
| 6       | TA3CCR0 CCIFG                                    | TA3CCR0 CCIFG                                    | TA3CCR0 CCIFG                                    |
| 7       | TB0CCR0 CCIFG                                    | TB0CCR0 CCIFG                                    | TB0CCR0 CCIFG                                    |
| 8       | TB0CCR2 CCIFG                                    | TB0CCR2 CCIFG                                    | TB0CCR2 CCIFG                                    |
| 9       | Reserved                                         | Reserved                                         | Reserved                                         |
| 10      | Reserved                                         | Reserved                                         | Reserved                                         |
| 11      | Reserved                                         | Reserved                                         | Reserved                                         |
| 12      | Reserved                                         | Reserved                                         | Reserved                                         |
| 13      | Reserved                                         | Reserved                                         | Reserved                                         |
| 14      | UCA0RXIFG                                        | UCA0RXIFG                                        | UCA0RXIFG                                        |
| 15      | UCA0TXIFG                                        | UCA0TXIFG                                        | UCA0TXIFG                                        |
| 16      | UCA1RXIFG                                        | UCA1RXIFG                                        | UCA1RXIFG                                        |
| 17      | UCA1TXIFG                                        | UCA1TXIFG                                        | UCA1TXIFG                                        |
| 18      | UCB0RXIFG (SPI)<br>UCB0RXIFG0 (I <sup>2</sup> C) | UCB0RXIFG (SPI)<br>UCB0RXIFG0 (I <sup>2</sup> C) | UCB0RXIFG (SPI)<br>UCB0RXIFG0 (I <sup>2</sup> C) |
| 19      | UCB0TXIFG (SPI)<br>UCB0TXIFG0 (I <sup>2</sup> C) | UCB0TXIFG (SPI)<br>UCB0TXIFG0 (I <sup>2</sup> C) | UCB0TXIFG (SPI)<br>UCB0TXIFG0 (I <sup>2</sup> C) |
| 20      | UCB0RXIFG1 (I <sup>2</sup> C)                    | UCB0RXIFG1 (I <sup>2</sup> C)                    | UCB0RXIFG1 (I <sup>2</sup> C)                    |
| 21      | UCB0TXIFG1 (I <sup>2</sup> C)                    | UCB0TXIFG1 (I <sup>2</sup> C)                    | UCB0TXIFG1 (I <sup>2</sup> C)                    |
| 22      | UCB0RXIFG2 (I <sup>2</sup> C)                    | UCB0RXIFG2 (I <sup>2</sup> C)                    | UCB0RXIFG2 (I <sup>2</sup> C)                    |
| 23      | UCB0TXIFG2 (I <sup>2</sup> C)                    | UCB0TXIFG2 (I <sup>2</sup> C)                    | UCB0TXIFG2 (I <sup>2</sup> C)                    |
| 24      | UCB0RXIFG3 (I <sup>2</sup> C)                    | UCB0RXIFG3 (I <sup>2</sup> C)                    | UCB0RXIFG3 (I <sup>2</sup> C)                    |
| 25      | UCB0TXIFG3 (I <sup>2</sup> C)                    | UCB0TXIFG3 (I <sup>2</sup> C)                    | UCB0TXIFG3 (I <sup>2</sup> C)                    |
| 26      | ADC12 end of conversion                          | ADC12 end of conversion                          | ADC12 end of conversion                          |
| 27      | Reserved                                         | Reserved                                         | Reserved                                         |

(1) If a reserved trigger source is selected, no trigger is generated.

**表 6-12. DMA Trigger Assignments<sup>(1)</sup> (continued)**

| TRIGGER | CHANNEL 0 | CHANNEL 1 | CHANNEL 2 |
|---------|-----------|-----------|-----------|
| 28      | Reserved  | Reserved  | Reserved  |
| 29      | MPY ready | MPY ready | MPY ready |
| 30      | DMA2IFG   | DMA0IFG   | DMA1IFG   |
| 31      | DMAE0     | DMAE0     | DMAE0     |

### 6.10.9 Enhanced Universal Serial Communication Interface (eUSCI)

The eUSCI modules are used for serial data communication. The eUSCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I<sup>2</sup>C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA.

The eUSCI\_An module provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

The eUSCI\_Bn module provides support for SPI (3 or 4 pin) and I<sup>2</sup>C.

Two eUSCI\_A modules and one eUSCI\_B module are implemented.

### 6.10.10 TA0, TA1

TA0 and TA1 are 16-bit timers and counters (Timer\_A type) with three capture/compare registers each. TA0 and TA can support multiple captures or compares, PWM outputs, and interval timing (see 表 6-13 and 表 6-14). TA0 and TA have extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**表 6-13. TA0 Signal Connections**

| INPUT PORT PIN | DEVICE INPUT SIGNAL         | MODULE INPUT SIGNAL | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL | OUTPUT PORT PIN                    |
|----------------|-----------------------------|---------------------|--------------|----------------------|----------------------|------------------------------------|
| P1.2           | TA0CLK                      | TACLK               | Timer        | N/A                  | N/A                  |                                    |
|                | ACLK (internal)             | ACLK                |              |                      |                      |                                    |
|                | SMCLK (internal)            | SMCLK               |              |                      |                      |                                    |
| P1.2           | $\overline{\text{TA0CLK}}$  | INCLK               | CCR0         | TA0                  | TA0.0                |                                    |
| P1.6           | TA0.0                       | CCI0A               |              |                      |                      | P1.6                               |
| P2.3           | TA0.0                       | CCI0B               |              |                      |                      | P2.3                               |
|                | DVSS                        | GND                 |              |                      |                      |                                    |
|                | DVCC                        | V <sub>CC</sub>     | CCR1         | TA1                  | TA0.1                |                                    |
| P1.0           | TA0.1                       | CCI1A               |              |                      |                      | P1.0                               |
|                | COU <sub>T</sub> (internal) | CCI1B               |              |                      |                      | ADC12(internal)<br>ADC12SHSx = {1} |
|                | DVSS                        | GND                 |              |                      |                      |                                    |
|                | DVCC                        | V <sub>CC</sub>     | CCR2         | TA2                  | TA0.2                |                                    |
| P1.1           | TA0.2                       | CCI2A               |              |                      |                      | P1.1                               |
|                | ACLK (internal)             | CCI2B               |              |                      |                      |                                    |
|                | DVSS                        | GND                 |              |                      |                      |                                    |
|                | DVCC                        | V <sub>CC</sub>     |              |                      |                      |                                    |

**表 6-14. TA1 Signal Connections**

| INPUT PORT PIN | DEVICE INPUT SIGNAL         | MODULE INPUT SIGNAL | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL | OUTPUT PORT PIN                    |
|----------------|-----------------------------|---------------------|--------------|----------------------|----------------------|------------------------------------|
| P1.1           | TA1CLK                      | TACLK               | Timer        | N/A                  | N/A                  |                                    |
|                | ACLK (internal)             | ACLK                |              |                      |                      |                                    |
|                | SMCLK (internal)            | SMCLK               |              |                      |                      |                                    |
| P1.1           | $\overline{\text{TA1CLK}}$  | INCLK               | CCR0         | TA0                  | TA1.0                |                                    |
| P1.7           | TA1.0                       | CCI0A               |              |                      |                      | P1.7                               |
| P2.4           | TA1.0                       | CCI0B               |              |                      |                      | P2.4                               |
|                | DVSS                        | GND                 |              |                      |                      |                                    |
|                | DVCC                        | V <sub>CC</sub>     | CCR1         | TA1                  | TA1.1                |                                    |
| P1.2           | TA1.1                       | CCI1A               |              |                      |                      | P1.2                               |
|                | COU <sub>T</sub> (internal) | CCI1B               |              |                      |                      | ADC12(internal)<br>ADC12SHSx = {4} |
|                | DVSS                        | GND                 |              |                      |                      |                                    |
|                | DVCC                        | V <sub>CC</sub>     | CCR2         | TA2                  | TA1.2                |                                    |
| P1.3           | TA1.2                       | CCI2A               |              |                      |                      | P1.3                               |
|                | ACLK (internal)             | CCI2B               |              |                      |                      |                                    |
|                | DVSS                        | GND                 |              |                      |                      |                                    |
|                | DVCC                        | V <sub>CC</sub>     |              |                      |                      |                                    |

### 6.10.11 TA2, TA3

TA2 and TA3 are 16-bit timers and counters (Timer\_A type) with two capture/compare registers each and with internal connections only. TA2 and TA3 can support multiple captures or compares, PWM outputs, and interval timing (see 表 6-15 and 表 6-16). TA2 and TA3 have extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

表 6-15. TA2 Signal Connections

| DEVICE INPUT SIGNAL                    | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL               |
|----------------------------------------|-------------------|--------------|----------------------|------------------------------------|
| COUT (internal)                        | TACLK             | Timer        | N/A                  |                                    |
| ACLK (internal)                        | ACLK              |              |                      |                                    |
| SMCLK (internal)                       | SMCLK             |              |                      |                                    |
| From Capacitive Touch I/O 0 (internal) | INCLK             |              |                      |                                    |
| TA3 CCR0 output (internal)             | CCIOA             | CCR0         | TA0                  | TA3 CCI0A input                    |
| ACLK (internal)                        | CCIOB             |              |                      |                                    |
| DVSS                                   | GND               |              |                      |                                    |
| DVCC                                   | V <sub>CC</sub>   |              |                      |                                    |
| From Capacitive Touch I/O 0 (internal) | CCI1A             | CCR1         | TA1                  | ADC12(internal)<br>ADC12SHSx = {5} |
| COUT (internal)                        | CCI1B             |              |                      |                                    |
| DVSS                                   | GND               |              |                      |                                    |
| DVCC                                   | V <sub>CC</sub>   |              |                      |                                    |

表 6-16. TA3 Signal Connections

| DEVICE INPUT SIGNAL                    | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL               |
|----------------------------------------|-------------------|--------------|----------------------|------------------------------------|
| COUT (internal)                        | TACLK             | Timer        | N/A                  |                                    |
| ACLK (internal)                        | ACLK              |              |                      |                                    |
| SMCLK (internal)                       | SMCLK             |              |                      |                                    |
| From Capacitive Touch I/O 1 (internal) | INCLK             |              |                      |                                    |
| TA2 CCR0 output (internal)             | CCIOA             | CCR0         | TA0                  | TA2 CCI0A input                    |
| ACLK (internal)                        | CCIOB             |              |                      |                                    |
| DVSS                                   | GND               |              |                      |                                    |
| DVCC                                   | V <sub>CC</sub>   |              |                      |                                    |
| From Capacitive Touch I/O 1 (internal) | CCI1A             | CCR1         | TA1                  | ADC12(internal)<br>ADC12SHSx = {6} |
| COUT (internal)                        | CCI1B             |              |                      |                                    |
| DVSS                                   | GND               |              |                      |                                    |
| DVCC                                   | V <sub>CC</sub>   |              |                      |                                    |

## 6.10.12 TB0

TB0 is a 16-bit timer and counter (Timer\_B type) with seven capture/compare registers. TB0 can support multiple captures or compares, PWM outputs, and interval timing (see 表 6-17). TB0 has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

表 6-17. TB0 Signal Connections

| INPUT PORT PIN | DEVICE INPUT SIGNAL | MODULE INPUT SIGNAL | MODULE BLOCK | MODULE OUTPUT SIGNAL | DEVICE OUTPUT SIGNAL | OUTPUT PORT PIN                     |
|----------------|---------------------|---------------------|--------------|----------------------|----------------------|-------------------------------------|
| P2.0           | TB0CLK              | TBCLK               | Timer        | N/A                  | N/A                  |                                     |
|                | ACLK (internal)     | ACLK                |              |                      |                      |                                     |
|                | SMCLK (internal)    | SMCLK               |              |                      |                      |                                     |
| P2.0           | TB0CLK              | INCLK               | CCR0         | TB0                  | TB0.0                |                                     |
| P2.1           | TB0.0               | CCI0A               |              |                      |                      | P2.1                                |
| P2.5           | TB0.0               | CCI0B               |              |                      |                      | P2.5                                |
|                | DVSS                | GND                 |              |                      |                      | ADC12 (internal)<br>ADC12SHSx = {2} |
|                | DVCC                | V <sub>CC</sub>     | CCR1         | TB1                  | TB0.1                |                                     |
| P1.4           | TB0.1               | CCI1A               |              |                      |                      | P1.4                                |
|                | COU (internal)      | CCI1B               |              |                      |                      | P2.6                                |
|                | DVSS                | GND                 |              |                      |                      | ADC12 (internal)<br>ADC12SHSx = {3} |
|                | DVCC                | V <sub>CC</sub>     | CCR2         | TB2                  | TB0.2                |                                     |
| P1.5           | TB0.2               | CCI2A               |              |                      |                      | P1.5                                |
|                | ACLK (internal)     | CCI2B               |              |                      |                      | P2.2                                |
|                | DVSS                | GND                 |              |                      |                      |                                     |
|                | DVCC                | V <sub>CC</sub>     | CCR3         | TB3                  | TB0.3                |                                     |
| P3.4           | TB0.3               | CCI3A               |              |                      |                      | P3.4                                |
| P1.6           | TB0.3               | CCI3B               |              |                      |                      | P1.6                                |
|                | DVSS                | GND                 |              |                      |                      |                                     |
|                | DVCC                | V <sub>CC</sub>     | CCR4         | TB4                  | TB0.4                |                                     |
| P3.5           | TB0.4               | CCI4A               |              |                      |                      | P3.5                                |
| P1.7           | TB0.4               | CCI4B               |              |                      |                      | P1.7                                |
|                | DVSS                | GND                 |              |                      |                      |                                     |
|                | DVCC                | V <sub>CC</sub>     | CCR5         | TB5                  | TB0.5                |                                     |
| P3.6           | TB0.5               | CCI5A               |              |                      |                      | P3.6                                |
| P4.4           | TB0.5               | CCI5B               |              |                      |                      | P4.4                                |
|                | DVSS                | GND                 |              |                      |                      |                                     |
|                | DVCC                | V <sub>CC</sub>     | CCR6         | TB6                  | TB0.6                |                                     |
| P3.7           | TB0.6               | CCI6A               |              |                      |                      | P3.7                                |
| P2.0           | TB0.6               | CCI6B               |              |                      |                      | P2.0                                |
|                | DVSS                | GND                 |              |                      |                      |                                     |
|                | DVCC                | V <sub>CC</sub>     |              |                      |                      |                                     |

### 6.10.13 ADC12\_B

The ADC12\_B module supports fast 12-bit analog-to-digital conversions with differential and single-ended inputs. The module implements a 12-bit SAR core, sample select control, reference generator, and a conversion result buffer. A window comparator with lower and upper limits allows CPU-independent result monitoring with three window comparator interrupt flags.

表 6-18 lists the external trigger sources.

**表 6-18. ADC12\_B Trigger Signal Connections**

| ADC12SHSx |         | CONNECTED TRIGGER SOURCE |
|-----------|---------|--------------------------|
| BINARY    | DECIMAL |                          |
| 000       | 0       | Software (ADC12SC)       |
| 001       | 1       | TA0 CCR1 output          |
| 010       | 2       | TB0 CCR0 output          |
| 011       | 3       | TB0 CCR1 output          |
| 100       | 4       | TA1 CCR1 output          |
| 101       | 5       | TA2 CCR1 output          |
| 110       | 6       | TA3 CCR1 output          |
| 111       | 7       | Reserved (DVSS)          |

表 6-19 lists the available multiplexing between internal and external analog inputs.

**表 6-19. ADC12\_B External and Internal Signal Mapping**

| CONTROL BIT IN ADC12CTL3 REGISTER | EXTERNAL ADC INPUT (CONTROL BIT = 0) | INTERNAL ADC INPUT (CONTROL BIT = 1) |
|-----------------------------------|--------------------------------------|--------------------------------------|
| ADC12BATMAP                       | A31                                  | Battery monitor                      |
| ADC12TCMAP                        | A30                                  | Temperature sensor                   |
| ADC12CH0MAP                       | A29                                  | N/A <sup>(1)</sup>                   |
| ADC12CH1MAP                       | A28                                  | N/A <sup>(1)</sup>                   |
| ADC12CH2MAP                       | A27                                  | N/A <sup>(1)</sup>                   |
| ADC12CH3MAP                       | A26                                  | N/A <sup>(1)</sup>                   |

(1) N/A = No internal signal is available on this device.

### 6.10.14 Comparator\_E

The primary function of the Comparator\_E module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

### 6.10.15 CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking. The CRC16 module signature is based on the CRC-CCITT standard.

### 6.10.16 True Random Seed

The Device Descriptor (TLV) (see 节 6.12) contains a 128-bit true random seed that can be used to implement a deterministic random number generator.

### 6.10.17 Shared Reference (REF)

The REF module generates all of the critical reference voltages that can be used by the various analog peripherals in the device.

## 6.10.18 Embedded Emulation

### 6.10.18.1 Embedded Emulation Module (EEM)

The EEM supports real-time in-system debugging. The S version of the EEM has the following features:

- Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- Up to four hardware triggers that can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level

### 6.10.18.2 EnergyTrace++ Technology

The devices implement circuitry to support EnergyTrace++ technology. The EnergyTrace++ technology allows you to observe information about the internal states of the microcontroller. These states include the CPU Program Counter (PC), the ON or OFF status of the peripherals and the system clocks (regardless of the clock source), and the low-power mode currently in use. These states can always be read by a debug tool, even when the microcontroller sleeps in LPMx.5 modes.

The activity of the following modules can be observed:

- MPY is calculating.
- WDT is counting.
- RTC is counting.
- ADC: a sequence, sample, or conversion is active.
- REF: REFBG or REFGEN active and BG in static mode.
- COMP is on.
- eUSCI\_A0 is transferring (receiving or transmitting) data.
- eUSCI\_A1 is transferring (receiving or transmitting) data.
- eUSCI\_B0 is transferring (receiving or transmitting) data.
- TB0 is counting.
- TA0 is counting.
- TA1 is counting.
- TA2 is counting.
- TA3 is counting.



### 6.10.19 Peripheral File Map

表 6-20 lists the base address for each peripheral. For complete module register descriptions, see the [MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User's Guide](#).

**表 6-20. Peripherals**

| MODULE NAME                             | BASE ADDRESS | OFFSET ADDRESS RANGE |
|-----------------------------------------|--------------|----------------------|
| Special Functions (see 表 6-21)          | 0100h        | 000h to 01Fh         |
| PMM (see 表 6-22)                        | 0120h        | 000h to 01Fh         |
| FRAM Control (see 表 6-23)               | 0140h        | 000h to 00Fh         |
| CRC16 (see 表 6-24)                      | 0150h        | 000h to 007h         |
| Watchdog (see 表 6-25)                   | 015Ch        | 000h to 001h         |
| CS (see 表 6-26)                         | 0160h        | 000h to 00Fh         |
| SYS (see 表 6-27)                        | 0180h        | 000h to 01Fh         |
| Shared Reference (see 表 6-28)           | 01B0h        | 000h to 001h         |
| Port P1, P2 (see 表 6-29)                | 0200h        | 000h to 01Fh         |
| Port P3, P4 (see 表 6-30)                | 0220h        | 000h to 01Fh         |
| Port PJ (see 表 6-31)                    | 0320h        | 000h to 01Fh         |
| TA0 (see 表 6-32)                        | 0340h        | 000h to 02Fh         |
| TA1 (see 表 6-33)                        | 0380h        | 000h to 02Fh         |
| TB0 (see 表 6-34)                        | 03C0h        | 000h to 02Fh         |
| TA2 (see 表 6-35)                        | 0400h        | 000h to 02Fh         |
| Capacitive Touch I/O 0 (see 表 6-36)     | 0430h        | 000h to 00Fh         |
| TA3 (see 表 6-37)                        | 0440h        | 000h to 02Fh         |
| Capacitive Touch I/O 1 (see 表 6-38)     | 0470h        | 000h to 00Fh         |
| Real-Time Clock (RTC_B) (see 表 6-39)    | 04A0h        | 000h to 01Fh         |
| 32-Bit Hardware Multiplier (see 表 6-40) | 04C0h        | 000h to 02Fh         |
| DMA General Control (see 表 6-41)        | 0500h        | 000h to 00Fh         |
| DMA Channel 0 (see 表 6-41)              | 0510h        | 000h to 00Fh         |
| DMA Channel 1 (see 表 6-41)              | 0520h        | 000h to 00Fh         |
| DMA Channel 2 (see 表 6-41)              | 0530h        | 000h to 00Fh         |
| MPU Control (see 表 6-42)                | 05A0h        | 000h to 00Fh         |
| eUSCI_A0 (see 表 6-43)                   | 05C0h        | 000h to 01Fh         |
| eUSCI_A1 (see 表 6-44)                   | 05E0h        | 000h to 01Fh         |
| eUSCI_B0 (see 表 6-45)                   | 0640h        | 000h to 02Fh         |
| ADC12_B (see 表 6-46)                    | 0800h        | 000h to 09Fh         |
| Comparator_E (see 表 6-47)               | 08C0h        | 000h to 00Fh         |

**表 6-21. Special Function Registers (Base Address: 0100h)**

| REGISTER DESCRIPTION  | REGISTER | OFFSET |
|-----------------------|----------|--------|
| SFR interrupt enable  | SFRIE1   | 00h    |
| SFR interrupt flag    | SFRIFG1  | 02h    |
| SFR reset pin control | SFRRPCR  | 04h    |

**表 6-22. PMM Registers (Base Address: 0120h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| PMM control 0        | PMMCTL0  | 00h    |
| PMM interrupt flags  | PMMIFG   | 0Ah    |
| PM5 control 0        | PM5CTL0  | 10h    |

**表 6-23. FRAM Control Registers (Base Address: 0140h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| FRAM control 0       | FRCTL0   | 00h    |
| General control 0    | GCCTL0   | 04h    |
| General control 1    | GCCTL1   | 06h    |

**表 6-24. CRC16 Registers (Base Address: 0150h)**

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| CRC data input                | CRC16DI  | 00h    |
| CRC data input reverse byte   | CRCDIRB  | 02h    |
| CRC initialization and result | CRCINRES | 04h    |
| CRC result reverse byte       | CRCRESR  | 06h    |

**表 6-25. Watchdog Registers (Base Address: 015Ch)**

| REGISTER DESCRIPTION   | REGISTER | OFFSET |
|------------------------|----------|--------|
| Watchdog timer control | WDTCTL   | 00h    |

**表 6-26. CS Registers (Base Address: 0160h)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| CS control 0         | CSCTL0   | 00h    |
| CS control 1         | CSCTL1   | 02h    |
| CS control 2         | CSCTL2   | 04h    |
| CS control 3         | CSCTL3   | 06h    |
| CS control 4         | CSCTL4   | 08h    |
| CS control 5         | CSCTL5   | 0Ah    |
| CS control 6         | CSCTL6   | 0Ch    |

**表 6-27. SYS Registers (Base Address: 0180h)**

| REGISTER DESCRIPTION  | REGISTER | OFFSET |
|-----------------------|----------|--------|
| System control        | SYSCTL   | 00h    |
| JTAG mailbox control  | SYSJMBBC | 06h    |
| JTAG mailbox input 0  | SYSJMBIO | 08h    |
| JTAG mailbox input 1  | SYSJMBI1 | 0Ah    |
| JTAG mailbox output 0 | SYSJMBO0 | 0Ch    |
| JTAG mailbox output 1 | SYSJMBO1 | 0Eh    |

**表 6-27. SYS Registers (Base Address: 0180h) (continued)**

| REGISTER DESCRIPTION        | REGISTER | OFFSET |
|-----------------------------|----------|--------|
| User NMI vector generator   | SYSUNIV  | 1Ah    |
| System NMI vector generator | SYSSNIV  | 1Ch    |
| Reset vector generator      | SYSRSTIV | 1Eh    |

**表 6-28. Shared Reference Registers (Base Address: 01B0h)**

| REGISTER DESCRIPTION     | REGISTER | OFFSET |
|--------------------------|----------|--------|
| Shared reference control | REFCTL   | 00h    |

**表 6-29. Port P1, P2 Registers (Base Address: 0200h)**

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P1 input                 | P1IN     | 00h    |
| Port P1 output                | P1OUT    | 02h    |
| Port P1 direction             | P1DIR    | 04h    |
| Port P1 resistor enable       | P1REN    | 06h    |
| Port P1 selection 0           | P1SEL0   | 0Ah    |
| Port P1 selection 1           | P1SEL1   | 0Ch    |
| Port P1 interrupt vector word | P1IV     | 0Eh    |
| Port P1 complement selection  | P1SELC   | 16h    |
| Port P1 interrupt edge select | P1IES    | 18h    |
| Port P1 interrupt enable      | P1IE     | 1Ah    |
| Port P1 interrupt flag        | P1IFG    | 1Ch    |
| Port P2 input                 | P2IN     | 01h    |
| Port P2 output                | P2OUT    | 03h    |
| Port P2 direction             | P2DIR    | 05h    |
| Port P2 resistor enable       | P2REN    | 07h    |
| Port P2 selection 0           | P2SEL0   | 0Bh    |
| Port P2 selection 1           | P2SEL1   | 0Dh    |
| Port P2 complement selection  | P2SELC   | 17h    |
| Port P2 interrupt vector word | P2IV     | 1Eh    |
| Port P2 interrupt edge select | P2IES    | 19h    |
| Port P2 interrupt enable      | P2IE     | 1Bh    |
| Port P2 interrupt flag        | P2IFG    | 1Dh    |

**表 6-30. Port P3, P4 Registers (Base Address: 0220h)**

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P3 input                 | P3IN     | 00h    |
| Port P3 output                | P3OUT    | 02h    |
| Port P3 direction             | P3DIR    | 04h    |
| Port P3 resistor enable       | P3REN    | 06h    |
| Port P3 selection 0           | P3SEL0   | 0Ah    |
| Port P3 selection 1           | P3SEL1   | 0Ch    |
| Port P3 interrupt vector word | P3IV     | 0Eh    |
| Port P3 complement selection  | P3SELC   | 16h    |
| Port P3 interrupt edge select | P3IES    | 18h    |
| Port P3 interrupt enable      | P3IE     | 1Ah    |
| Port P3 interrupt flag        | P3IFG    | 1Ch    |

**表 6-30. Port P3, P4 Registers (Base Address: 0220h) (continued)**

| REGISTER DESCRIPTION          | REGISTER | OFFSET |
|-------------------------------|----------|--------|
| Port P4 input                 | P4IN     | 01h    |
| Port P4 output                | P4OUT    | 03h    |
| Port P4 direction             | P4DIR    | 05h    |
| Port P4 resistor enable       | P4REN    | 07h    |
| Port P4 selection 0           | P4SEL0   | 0Bh    |
| Port P4 selection 1           | P4SEL1   | 0Dh    |
| Port P4 complement selection  | P4SELC   | 17h    |
| Port P4 interrupt vector word | P4IV     | 1Eh    |
| Port P4 interrupt edge select | P4IES    | 19h    |
| Port P4 interrupt enable      | P4IE     | 1Bh    |
| Port P4 interrupt flag        | P4IFG    | 1Dh    |

**表 6-31. Port J Registers (Base Address: 0320h)**

| REGISTER DESCRIPTION         | REGISTER | OFFSET |
|------------------------------|----------|--------|
| Port PJ input                | PJIN     | 00h    |
| Port PJ output               | PJOUT    | 02h    |
| Port PJ direction            | PJDIR    | 04h    |
| Port PJ resistor enable      | PJREN    | 06h    |
| Port PJ selection 0          | PJSEL0   | 0Ah    |
| Port PJ selection 1          | PJSEL1   | 0Ch    |
| Port PJ complement selection | PJSELC   | 16h    |

**表 6-32. TA0 Registers (Base Address: 0340h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA0 control               | TA0CTL   | 00h    |
| Capture/compare control 0 | TA0CCTL0 | 02h    |
| Capture/compare control 1 | TA0CCTL1 | 04h    |
| Capture/compare control 2 | TA0CCTL2 | 06h    |
| Capture/compare control 3 | TA0CCTL3 | 08h    |
| Capture/compare control 4 | TA0CCTL4 | 0Ah    |
| TA0 counter               | TA0R     | 10h    |
| Capture/compare 0         | TA0CCR0  | 12h    |
| Capture/compare 1         | TA0CCR1  | 14h    |
| Capture/compare 2         | TA0CCR2  | 16h    |
| Capture/compare 3         | TA0CCR3  | 18h    |
| Capture/compare 4         | TA0CCR4  | 1Ah    |
| TA0 expansion 0           | TA0EX0   | 20h    |
| TA0 interrupt vector      | TA0IV    | 2Eh    |

**表 6-33. TA1 Registers (Base Address: 0380h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA1 control               | TA1CTL   | 00h    |
| Capture/compare control 0 | TA1CCTL0 | 02h    |
| Capture/compare control 1 | TA1CCTL1 | 04h    |
| Capture/compare control 2 | TA1CCTL2 | 06h    |
| TA1 counter               | TA1R     | 10h    |

**表 6-33. TA1 Registers (Base Address: 0380h) (continued)**

| REGISTER DESCRIPTION | REGISTER | OFFSET |
|----------------------|----------|--------|
| Capture/compare 0    | TA1CCR0  | 12h    |
| Capture/compare 1    | TA1CCR1  | 14h    |
| Capture/compare 2    | TA1CCR2  | 16h    |
| TA1 expansion 0      | TA1EX0   | 20h    |
| TA1 interrupt vector | TA1IV    | 2Eh    |

**表 6-34. TB0 Registers (Base Address: 03C0h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TB0 control               | TB0CTL   | 00h    |
| Capture/compare control 0 | TB0CCTL0 | 02h    |
| Capture/compare control 1 | TB0CCTL1 | 04h    |
| Capture/compare control 2 | TB0CCTL2 | 06h    |
| Capture/compare control 3 | TB0CCTL3 | 08h    |
| Capture/compare control 4 | TB0CCTL4 | 0Ah    |
| Capture/compare control 5 | TB0CCTL5 | 0Ch    |
| Capture/compare control 6 | TB0CCTL6 | 0Eh    |
| TB0 counter               | TB0R     | 10h    |
| Capture/compare 0         | TB0CCR0  | 12h    |
| Capture/compare 1         | TB0CCR1  | 14h    |
| Capture/compare 2         | TB0CCR2  | 16h    |
| Capture/compare 3         | TB0CCR3  | 18h    |
| Capture/compare 4         | TB0CCR4  | 1Ah    |
| Capture/compare 5         | TB0CCR5  | 1Ch    |
| Capture/compare 6         | TB0CCR6  | 1Eh    |
| TB0 expansion 0           | TB0EX0   | 20h    |
| TB0 interrupt vector      | TB0IV    | 2Eh    |

**表 6-35. TA2 Registers (Base Address: 0400h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA2 control               | TA2CTL   | 00h    |
| Capture/compare control 0 | TA2CCTL0 | 02h    |
| Capture/compare control 1 | TA2CCTL1 | 04h    |
| TA2 counter               | TA2R     | 10h    |
| Capture/compare 0         | TA2CCR0  | 12h    |
| Capture/compare 1         | TA2CCR1  | 14h    |
| TA2 expansion 0           | TA2EX0   | 20h    |
| TA2 interrupt vector      | TA2IV    | 2Eh    |

**表 6-36. Capacitive Touch I/O 0 Registers (Base Address: 0430h)**

| REGISTER DESCRIPTION           | REGISTER   | OFFSET |
|--------------------------------|------------|--------|
| Capacitive Touch I/O 0 control | CAPTIO0CTL | 0Eh    |

**表 6-37. TA3 Registers (Base Address: 0440h)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| TA3 control               | TA3CTL   | 00h    |
| Capture/compare control 0 | TA3CCTL0 | 02h    |

**表 6-37. TA3 Registers (Base Address: 0440h) (continued)**

| REGISTER DESCRIPTION      | REGISTER | OFFSET |
|---------------------------|----------|--------|
| Capture/compare control 1 | TA3CCTL1 | 04h    |
| TA3 counter               | TA3R     | 10h    |
| Capture/compare 0         | TA3CCR0  | 12h    |
| Capture/compare 1         | TA3CCR1  | 14h    |
| TA3 expansion 0           | TA3EX0   | 20h    |
| TA3 interrupt vector      | TA3IV    | 2Eh    |

**表 6-38. Capacitive Touch I/O 1 Registers (Base Address: 0470h)**

| REGISTER DESCRIPTION           | REGISTER   | OFFSET |
|--------------------------------|------------|--------|
| Capacitive touch I/O 1 control | CAPTIO1CTL | 0Eh    |

**表 6-39. RTC\_B Real-Time Clock Registers (Base Address: 04A0h)**

| REGISTER DESCRIPTION      | REGISTER       | OFFSET |
|---------------------------|----------------|--------|
| RTC control 0             | RTCCTL0        | 00h    |
| RTC control 1             | RTCCTL1        | 01h    |
| RTC control 2             | RTCCTL2        | 02h    |
| RTC control 3             | RTCCTL3        | 03h    |
| RTC prescaler 0 control   | RTCPS0CTL      | 08h    |
| RTC prescaler 1 control   | RTCPS1CTL      | 0Ah    |
| RTC prescaler 0           | RTCPS0         | 0Ch    |
| RTC prescaler 1           | RTCPS1         | 0Dh    |
| RTC interrupt vector word | RTCIV          | 0Eh    |
| RTC seconds               | RTCSEC/RTCNT1  | 10h    |
| RTC minutes               | RTCMIN/RTCNT2  | 11h    |
| RTC hours                 | RTCHOUR/RTCNT3 | 12h    |
| RTC day of week           | RTCDOW/RTCNT4  | 13h    |
| RTC days                  | RTCDAY         | 14h    |
| RTC month                 | RTCMON         | 15h    |
| RTC year low              | RTCYEARL       | 16h    |
| RTC year high             | RTCYEARH       | 17h    |
| RTC alarm minutes         | RTCAMIN        | 18h    |
| RTC alarm hours           | RTCAHOUR       | 19h    |
| RTC alarm day of week     | RTCADOW        | 1Ah    |
| RTC alarm days            | RTCADAY        | 1Bh    |
| Binary-to-BCD conversion  | BIN2BCD        | 1Ch    |
| BCD-to-binary conversion  | BCD2BIN        | 1Eh    |

**表 6-40. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)**

| REGISTER DESCRIPTION                          | REGISTER | OFFSET |
|-----------------------------------------------|----------|--------|
| 16-bit operand 1 – multiply                   | MPY      | 00h    |
| 16-bit operand 1 – signed multiply            | MPYS     | 02h    |
| 16-bit operand 1 – multiply accumulate        | MAC      | 04h    |
| 16-bit operand 1 – signed multiply accumulate | MACS     | 06h    |
| 16-bit operand 2                              | OP2      | 08h    |
| 16 × 16 result low word                       | RESLO    | 0Ah    |
| 16 × 16 result high word                      | RESHI    | 0Ch    |

**表 6-40. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h) (continued)**

| REGISTER DESCRIPTION                                    | REGISTER  | OFFSET |
|---------------------------------------------------------|-----------|--------|
| 16 × 16 sum extension                                   | SUMEXT    | 0Eh    |
| 32-bit operand 1 – multiply low word                    | MPY32L    | 10h    |
| 32-bit operand 1 – multiply high word                   | MPY32H    | 12h    |
| 32-bit operand 1 – signed multiply low word             | MPYS32L   | 14h    |
| 32-bit operand 1 – signed multiply high word            | MPYS32H   | 16h    |
| 32-bit operand 1 – multiply accumulate low word         | MAC32L    | 18h    |
| 32-bit operand 1 – multiply accumulate high word        | MAC32H    | 1Ah    |
| 32-bit operand 1 – signed multiply accumulate low word  | MACS32L   | 1Ch    |
| 32-bit operand 1 – signed multiply accumulate high word | MACS32H   | 1Eh    |
| 32-bit operand 2 – low word                             | OP2L      | 20h    |
| 32-bit operand 2 – high word                            | OP2H      | 22h    |
| 32 × 32 result 0 – least significant word               | RES0      | 24h    |
| 32 × 32 result 1                                        | RES1      | 26h    |
| 32 × 32 result 2                                        | RES2      | 28h    |
| 32 × 32 result 3 – most significant word                | RES3      | 2Ah    |
| MPY32 control 0                                         | MPY32CTL0 | 2Ch    |

**表 6-41. DMA Registers (Base Address DMA General Control: 0500h,  
DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)**

| REGISTER DESCRIPTION                   | REGISTER | OFFSET |
|----------------------------------------|----------|--------|
| DMA channel 0 control                  | DMA0CTL  | 00h    |
| DMA channel 0 source address low       | DMA0SAL  | 02h    |
| DMA channel 0 source address high      | DMA0SAH  | 04h    |
| DMA channel 0 destination address low  | DMA0DAL  | 06h    |
| DMA channel 0 destination address high | DMA0DAH  | 08h    |
| DMA channel 0 transfer size            | DMA0SZ   | 0Ah    |
| DMA channel 1 control                  | DMA1CTL  | 00h    |
| DMA channel 1 source address low       | DMA1SAL  | 02h    |
| DMA channel 1 source address high      | DMA1SAH  | 04h    |
| DMA channel 1 destination address low  | DMA1DAL  | 06h    |
| DMA channel 1 destination address high | DMA1DAH  | 08h    |
| DMA channel 1 transfer size            | DMA1SZ   | 0Ah    |
| DMA channel 2 control                  | DMA2CTL  | 00h    |
| DMA channel 2 source address low       | DMA2SAL  | 02h    |
| DMA channel 2 source address high      | DMA2SAH  | 04h    |
| DMA channel 2 destination address low  | DMA2DAL  | 06h    |
| DMA channel 2 destination address high | DMA2DAH  | 08h    |
| DMA channel 2 transfer size            | DMA2SZ   | 0Ah    |
| DMA module control 0                   | DMACTL0  | 00h    |
| DMA module control 1                   | DMACTL1  | 02h    |
| DMA module control 2                   | DMACTL2  | 04h    |
| DMA module control 3                   | DMACTL3  | 06h    |
| DMA module control 4                   | DMACTL4  | 08h    |
| DMA interrupt vector                   | DMAIV    | 0Eh    |

**表 6-42. MPU Control Registers (Base Address: 05A0h)**

| REGISTER DESCRIPTION                  | REGISTER   | OFFSET |
|---------------------------------------|------------|--------|
| MPU control 0                         | MPUCTL0    | 00h    |
| MPU control 1                         | MPUCTL1    | 02h    |
| MPU segmentation border 2             | MPUSEGB2   | 04h    |
| MPU segmentation border 1             | MPUSEGB1   | 06h    |
| MPU access management                 | MPUSAM     | 08h    |
| MPU IP control 0                      | MPUIPC0    | 0Ah    |
| MPU IP encapsulation segment border 2 | MPUIPSEGB2 | 0Ch    |
| MPU IP encapsulation segment border 1 | MPUIPSEGB1 | 0Eh    |

**表 6-43. eUSCI\_A0 Registers (Base Address: 05C0h)**

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0        | UCA0CTLW0  | 00h    |
| eUSCI_A control word 1        | UCA0CTLW1  | 02h    |
| eUSCI_A baud rate 0           | UCA0BR0    | 06h    |
| eUSCI_A baud rate 1           | UCA0BR1    | 07h    |
| eUSCI_A modulation control    | UCA0MCTLW  | 08h    |
| eUSCI_A status word           | UCA0STATW  | 0Ah    |
| eUSCI_A receive buffer        | UCA0RXBUF  | 0Ch    |
| eUSCI_A transmit buffer       | UCA0TXBUF  | 0Eh    |
| eUSCI_A LIN control           | UCA0ABCTL  | 10h    |
| eUSCI_A IrDA transmit control | UCA0IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | UCA0IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA0IE     | 1Ah    |
| eUSCI_A interrupt flags       | UCA0IFG    | 1Ch    |
| eUSCI_A interrupt vector word | UCA0IV     | 1Eh    |

**表 6-44. eUSCI\_A1 Registers (Base Address: 05E0h)**

| REGISTER DESCRIPTION          | REGISTER   | OFFSET |
|-------------------------------|------------|--------|
| eUSCI_A control word 0        | UCA1CTLW0  | 00h    |
| eUSCI_A control word 1        | UCA1CTLW1  | 02h    |
| eUSCI_A baud rate 0           | UCA1BR0    | 06h    |
| eUSCI_A baud rate 1           | UCA1BR1    | 07h    |
| eUSCI_A modulation control    | UCA1MCTLW  | 08h    |
| eUSCI_A status word           | UCA1STATW  | 0Ah    |
| eUSCI_A receive buffer        | UCA1RXBUF  | 0Ch    |
| eUSCI_A transmit buffer       | UCA1TXBUF  | 0Eh    |
| eUSCI_A LIN control           | UCA1ABCTL  | 10h    |
| eUSCI_A IrDA transmit control | UCA1IRTCTL | 12h    |
| eUSCI_A IrDA receive control  | UCA1IRRCTL | 13h    |
| eUSCI_A interrupt enable      | UCA1IE     | 1Ah    |
| eUSCI_A interrupt flags       | UCA1IFG    | 1Ch    |
| eUSCI_A interrupt vector word | UCA1IV     | 1Eh    |



**表 6-45. eUSCI\_B0 Registers (Base Address: 0640h)**

| REGISTER DESCRIPTION           | REGISTER    | OFFSET |
|--------------------------------|-------------|--------|
| eUSCI_B control word 0         | UCB0CTLW0   | 00h    |
| eUSCI_B control word 1         | UCB0CTLW1   | 02h    |
| eUSCI_B bit rate 0             | UCB0BR0     | 06h    |
| eUSCI_B bit rate 1             | UCB0BR1     | 07h    |
| eUSCI_B status word            | UCB0STATW   | 08h    |
| eUSCI_B byte counter threshold | UCB0TBCNT   | 0Ah    |
| eUSCI_B receive buffer         | UCB0RXBUF   | 0Ch    |
| eUSCI_B transmit buffer        | UCB0TXBUF   | 0Eh    |
| eUSCI_B I2C own address 0      | UCB0I2COA0  | 14h    |
| eUSCI_B I2C own address 1      | UCB0I2COA1  | 16h    |
| eUSCI_B I2C own address 2      | UCB0I2COA2  | 18h    |
| eUSCI_B I2C own address 3      | UCB0I2COA3  | 1Ah    |
| eUSCI_B received address       | UCB0ADDRX   | 1Ch    |
| eUSCI_B address mask           | UCB0ADDMASK | 1Eh    |
| eUSCI I2C slave address        | UCB0I2CSA   | 20h    |
| eUSCI interrupt enable         | UCB0IE      | 2Ah    |
| eUSCI interrupt flags          | UCB0IFG     | 2Ch    |
| eUSCI interrupt vector word    | UCB0IV      | 2Eh    |

**表 6-46. ADC12\_B Registers (Base Address: 0800h)**

| REGISTER DESCRIPTION                     | REGISTER    | OFFSET |
|------------------------------------------|-------------|--------|
| ADC12_B control 0                        | ADC12CTL0   | 00h    |
| ADC12_B control 1                        | ADC12CTL1   | 02h    |
| ADC12_B control 2                        | ADC12CTL2   | 04h    |
| ADC12_B control 3                        | ADC12CTL3   | 06h    |
| ADC12_B window comparator low threshold  | ADC12LO     | 08h    |
| ADC12_B window comparator high threshold | ADC12HI     | 0Ah    |
| ADC12_B interrupt flag 0                 | ADC12IFGR0  | 0Ch    |
| ADC12_B interrupt flag 1                 | ADC12IFGR1  | 0Eh    |
| ADC12_B interrupt flag 2                 | ADC12IFGR2  | 10h    |
| ADC12_B interrupt enable 0               | ADC12IER0   | 12h    |
| ADC12_B interrupt enable 1               | ADC12IER1   | 14h    |
| ADC12_B interrupt enable 2               | ADC12IER2   | 16h    |
| ADC12_B interrupt vector                 | ADC12IV     | 18h    |
| ADC12_B memory control 0                 | ADC12MCTL0  | 20h    |
| ADC12_B memory control 1                 | ADC12MCTL1  | 22h    |
| ADC12_B memory control 2                 | ADC12MCTL2  | 24h    |
| ADC12_B memory control 3                 | ADC12MCTL3  | 26h    |
| ADC12_B memory control 4                 | ADC12MCTL4  | 28h    |
| ADC12_B memory control 5                 | ADC12MCTL5  | 2Ah    |
| ADC12_B memory control 6                 | ADC12MCTL6  | 2Ch    |
| ADC12_B memory control 7                 | ADC12MCTL7  | 2Eh    |
| ADC12_B memory control 8                 | ADC12MCTL8  | 30h    |
| ADC12_B memory control 9                 | ADC12MCTL9  | 32h    |
| ADC12_B memory control 10                | ADC12MCTL10 | 34h    |
| ADC12_B memory control 11                | ADC12MCTL11 | 36h    |
| ADC12_B memory control 12                | ADC12MCTL12 | 38h    |

**表 6-46. ADC12\_B Registers (Base Address: 0800h) (continued)**

| REGISTER DESCRIPTION      | REGISTER    | OFFSET |
|---------------------------|-------------|--------|
| ADC12_B memory control 13 | ADC12MCTL13 | 3Ah    |
| ADC12_B memory control 14 | ADC12MCTL14 | 3Ch    |
| ADC12_B memory control 15 | ADC12MCTL15 | 3Eh    |
| ADC12_B memory control 16 | ADC12MCTL16 | 40h    |
| ADC12_B memory control 17 | ADC12MCTL17 | 42h    |
| ADC12_B memory control 18 | ADC12MCTL18 | 44h    |
| ADC12_B memory control 19 | ADC12MCTL19 | 46h    |
| ADC12_B memory control 20 | ADC12MCTL20 | 48h    |
| ADC12_B memory control 21 | ADC12MCTL21 | 4Ah    |
| ADC12_B memory control 22 | ADC12MCTL22 | 4Ch    |
| ADC12_B memory control 23 | ADC12MCTL23 | 4Eh    |
| ADC12_B memory control 24 | ADC12MCTL24 | 50h    |
| ADC12_B memory control 25 | ADC12MCTL25 | 52h    |
| ADC12_B memory control 26 | ADC12MCTL26 | 54h    |
| ADC12_B memory control 27 | ADC12MCTL27 | 56h    |
| ADC12_B memory control 28 | ADC12MCTL28 | 58h    |
| ADC12_B memory control 29 | ADC12MCTL29 | 5Ah    |
| ADC12_B memory control 30 | ADC12MCTL30 | 5Ch    |
| ADC12_B memory control 31 | ADC12MCTL31 | 5Eh    |
| ADC12_B memory 0          | ADC12MEM0   | 60h    |
| ADC12_B memory 1          | ADC12MEM1   | 62h    |
| ADC12_B memory 2          | ADC12MEM2   | 64h    |
| ADC12_B memory 3          | ADC12MEM3   | 66h    |
| ADC12_B memory 4          | ADC12MEM4   | 68h    |
| ADC12_B memory 5          | ADC12MEM5   | 6Ah    |
| ADC12_B memory 6          | ADC12MEM6   | 6Ch    |
| ADC12_B memory 7          | ADC12MEM7   | 6Eh    |
| ADC12_B memory 8          | ADC12MEM8   | 70h    |
| ADC12_B memory 9          | ADC12MEM9   | 72h    |
| ADC12_B memory 10         | ADC12MEM10  | 74h    |
| ADC12_B memory 11         | ADC12MEM11  | 76h    |
| ADC12_B memory 12         | ADC12MEM12  | 78h    |
| ADC12_B memory 13         | ADC12MEM13  | 7Ah    |
| ADC12_B memory 14         | ADC12MEM14  | 7Ch    |
| ADC12_B memory 15         | ADC12MEM15  | 7Eh    |
| ADC12_B memory 16         | ADC12MEM16  | 80h    |
| ADC12_B memory 17         | ADC12MEM17  | 82h    |
| ADC12_B memory 18         | ADC12MEM18  | 84h    |
| ADC12_B memory 19         | ADC12MEM19  | 86h    |
| ADC12_B memory 20         | ADC12MEM20  | 88h    |
| ADC12_B memory 21         | ADC12MEM21  | 8Ah    |
| ADC12_B memory 22         | ADC12MEM22  | 8Ch    |
| ADC12_B memory 23         | ADC12MEM23  | 8Eh    |
| ADC12_B memory 24         | ADC12MEM24  | 90h    |
| ADC12_B memory 25         | ADC12MEM25  | 92h    |
| ADC12_B memory 26         | ADC12MEM26  | 94h    |
| ADC12_B memory 27         | ADC12MEM27  | 96h    |

**表 6-46. ADC12\_B Registers (Base Address: 0800h) (continued)**

| REGISTER DESCRIPTION | REGISTER   | OFFSET |
|----------------------|------------|--------|
| ADC12_B memory 28    | ADC12MEM28 | 98h    |
| ADC12_B memory 29    | ADC12MEM29 | 9Ah    |
| ADC12_B memory 30    | ADC12MEM30 | 9Ch    |
| ADC12_B memory 31    | ADC12MEM31 | 9Eh    |

**表 6-47. Comparator\_E Registers (Base Address: 08C0h)**

| REGISTER DESCRIPTION               | REGISTER | OFFSET |
|------------------------------------|----------|--------|
| Comparator_E control 0             | CECTL0   | 00h    |
| Comparator_E control 1             | CECTL1   | 02h    |
| Comparator_E control 2             | CECTL2   | 04h    |
| Comparator_E control 3             | CECTL3   | 06h    |
| Comparator_E interrupt             | CEINT    | 0Ch    |
| Comparator_E interrupt vector word | CEIV     | 0Eh    |

## 6.11 Input/Output Diagrams

### 6.11.1 Capacitive Touch Functionality Ports P1, P2, P3, P4, and PJ

All port pins provide the Capacitive Touch I/O functionality as shown in 图 6-2. The Capacitive Touch I/O functionality is controlled using the Capacitive Touch I/O control registers CAPTIO0CTL and CAPTIO1CTL as described in the [MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User's Guide](#). The Capacitive Touch I/O functionality is not shown in the individual pin diagrams in the following sections.





图 6-2. Capacitive Touch Diagram

### 6.11.2 Port P1 (P1.0 to P1.2) Input/Output With Schmitt Trigger

图 6-3 shows the port diagram. 表 6-48 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-3. Port P1 (P1.0 to P1.2) Diagram


**表 6-48. Port P1 (P1.0 to P1.2) Pin Functions**

| PIN NAME (P1.x)                                | x | FUNCTION                                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|------------------------------------------------|---|-----------------------------------------|-----------------------------------------|----------|----------|
|                                                |   |                                         | P1DIR.x                                 | P1SEL1.x | P1SEL0.x |
| P1.0/TA0.1/DMAE0/RTCCLK/A0/C0/<br>VREF-/VeREF- | 0 | P1.0 (I/O)                              | I: 0; O: 1                              | 0        | 0        |
|                                                |   | TA0.CCI1A                               | 0                                       | 0        | 1        |
|                                                |   | TA0.1                                   | 1                                       |          |          |
|                                                |   | DMAE0                                   | 0                                       | 1        | 0        |
|                                                |   | RTCCLK <sup>(2)(3)</sup>                | 1                                       |          |          |
|                                                |   | A0, C0, VREF-, VeREF- <sup>(4)(5)</sup> | X                                       | 1        | 1        |
| P1.1/TA0.2/TA1CLK/COUT/A1/C1/<br>VREF+/VeREF+  | 1 | P1.1 (I/O)                              | I: 0; O: 1                              | 0        | 0        |
|                                                |   | TA0.CCI2A                               | 0                                       | 0        | 1        |
|                                                |   | TA0.2                                   | 1                                       |          |          |
|                                                |   | TA1CLK                                  | 0                                       | 1        | 0        |
|                                                |   | COUT <sup>(6)</sup>                     | 1                                       |          |          |
|                                                |   | A1, C1, VREF+, VeREF+ <sup>(4)(5)</sup> | X                                       | 1        | 1        |
| P1.2/TA1.1/TA0CLK/COUT/A2/C2                   | 2 | P1.2 (I/O)                              | I: 0; O: 1                              | 0        | 0        |
|                                                |   | TA1.CCI1A                               | 0                                       | 0        | 1        |
|                                                |   | TA1.1                                   | 1                                       |          |          |
|                                                |   | TA0CLK                                  | 0                                       | 1        | 0        |
|                                                |   | COUT <sup>(7)</sup>                     | 1                                       |          |          |
|                                                |   | A2, C2 <sup>(4)(5)</sup>                | X                                       | 1        | 1        |

- (1) X = Don't care  
(2) Not available on MSP430FR5x5x devices  
(3) Do not use this pin as RTCCLK output if the DMAE0 functionality is used on any other pin. Select an alternative RTCCLK output pin.  
(4) Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.  
(5) Setting the CEPDx bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPDx bit.  
(6) Do not use this pin as COUT output if the TA1CLK functionality is used on any other pin. Select an alternative COUT output pin.  
(7) Do not use this pin as COUT output if the TA0CLK functionality is used on any other pin. Select an alternative COUT output pin.

### 6.11.3 Port P1 (P1.3 to P1.5) Input/Output With Schmitt Trigger

图 6-4 shows the port diagram. 表 6-49 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-4. Port P1 (P1.3 to P1.5) Diagram

**表 6-49. Port P1 (P1.3 to P1.5) Pin Functions**

| PIN NAME (P1.x)          | x | FUNCTION                 | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|--------------------------|---|--------------------------|-----------------------------------------|----------|----------|
|                          |   |                          | P1DIR.x                                 | P1SEL1.x | P1SEL0.x |
| P1.3/TA1.2/UCB0STE/A3/C3 | 3 | P1.3 (I/O)               | I: 0; O: 1                              | 0        | 0        |
|                          |   | TA1.CCI2A                | 0                                       | 0        | 1        |
|                          |   | TA1.2                    | 1                                       |          |          |
|                          |   | UCB0STE                  | X <sup>(2)</sup>                        | 1        | 0        |
|                          |   | A3, C3 <sup>(3)(4)</sup> | X                                       | 1        | 1        |
| P1.4/TB0.1/UCA0STE/A4/C4 | 4 | P1.4 (I/O)               | I: 0; O: 1                              | 0        | 0        |
|                          |   | TB0.CCI1A                | 0                                       | 0        | 1        |
|                          |   | TB0.1                    | 1                                       |          |          |
|                          |   | UCA0STE                  | X <sup>(5)</sup>                        | 1        | 0        |
|                          |   | A4, C4 <sup>(3)(4)</sup> | X                                       | 1        | 1        |
| P1.5/TB0.2/UCA0CLK/A5/C5 | 5 | P1.5(I/O)                | I: 0; O: 1                              | 0        | 0        |
|                          |   | TB0.CCI2A                | 0                                       | 0        | 1        |
|                          |   | TB0.2                    | 1                                       |          |          |
|                          |   | UCA0CLK                  | X <sup>(5)</sup>                        | 1        | 0        |
|                          |   | A5, C5 <sup>(3)(4)</sup> | X                                       | 1        | 1        |

(1) X = Don't care

(2) Direction controlled by eUSCI\_B0 module.

(3) Setting P1SEL1.x and P1SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.


(4) Setting the CEPDx bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPDx bit.

(5) Direction controlled by eUSCI\_A0 module.



#### 6.11.4 Port P1 (P1.6 and P1.7) Input/Output With Schmitt Trigger

图 6-5 shows the port diagram. 表 6-50 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-5. Port P1 (P1.6 and P1.7) Diagram

表 6-50. Port P1 (P1.6 and P1.7) Pin Functions

| PIN NAME (P1.x)                    | x | FUNCTION         | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|------------------------------------|---|------------------|-----------------------------------------|----------|----------|
|                                    |   |                  | P1DIR.x                                 | P1SEL1.x | P1SEL0.x |
| P1.6/TB0.3/UCB0SIMO/UCB0SDA/ TA0.0 | 6 | P1.6 (I/O)       | I: 0; O: 1                              | 0        | 0        |
|                                    |   | TB0.CCI3B        | 0                                       | 0        | 1        |
|                                    |   | TB0.3            | 1                                       |          |          |
|                                    |   | UCB0SIMO/UCB0SDA | X <sup>(2)</sup>                        | 1        | 0        |
|                                    |   | TA0.CCI0A        | 0                                       | 1        | 1        |
|                                    |   | TA0.0            | 1                                       |          |          |
| P1.7/TB0.4/UCB0SOMI/UCB0SCL/ TA1.0 | 7 | P1.7 (I/O)       | I: 0; O: 1                              | 0        | 0        |
|                                    |   | TB0.CCI4B        | 0                                       | 0        | 1        |
|                                    |   | TB0.4            | 1                                       |          |          |
|                                    |   | UCB0SOMI/UCB0SCL | X <sup>(3)</sup>                        | 1        | 0        |
|                                    |   | TA1.CCI0A        | 0                                       | 1        | 1        |
|                                    |   | TA1.0            | 1                                       |          |          |


(1) X = Don't care

(2) Direction controlled by eUSCI\_B0 module.

(3) Direction controlled by eUSCI\_A0 module.

6.11.5 Port P2 (P2.0 to P2.2) Input/Output With Schmitt Trigger

图 6-6 shows the port diagram. 表 6-51 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-6. Port P2 (P2.0 to P2.2) Diagram

表 6-51. Port P2 (P2.0 to P2.2) Pin Functions

| PIN NAME (P2.x)                               | x | FUNCTION            | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|-----------------------------------------------|---|---------------------|-----------------------------------------|----------|----------|
|                                               |   |                     | P2DIR.x                                 | P2SEL1.x | P2SEL0.x |
| P2.0/TB0.6/UCxA0TXD/UCxA0SIMO/<br>TB0CLK/ACLK | 0 | P2.0 (I/O)          | I: 0; O: 1                              | 0        | 0        |
|                                               |   | TB0.CCI6B           | 0                                       | 0        | 1        |
|                                               |   | TB0.6               | 1                                       |          |          |
|                                               |   | UCxA0TXD/UCxA0SIMO  | X <sup>(2)</sup>                        | 1        | 0        |
|                                               |   | TB0CLK              | 0                                       | 1        | 1        |
|                                               |   | ACLK <sup>(3)</sup> | 1                                       |          |          |
| P2.1/TB0.0/UCxA0RXD/UCxA0SOMI/<br>TB0.0       | 1 | P2.1 (I/O)          | I: 0; O: 1                              | 0        | 0        |
|                                               |   | TB0.CCI0A           | 0                                       | X        | 1        |
|                                               |   | TB0.0               | 1                                       |          |          |
|                                               |   | UCxA0RXD/UCxA0SOMI  | X <sup>(2)</sup>                        | 1        | 0        |


(1) X = Don't care  
(2) Direction controlled by eUSCI\_A0 module.  
(3) Do not use this pin as ACLK output if the TB0CLK functionality is used on any other pin. Select an alternative ACLK output pin.

**表 6-51. Port P2 (P2.0 to P2.2) Pin Functions (continued)**

| PIN NAME (P2.x)    | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|--------------------|---|-------------------------|-----------------------------------------|----------|----------|
|                    |   |                         | P2DIR.x                                 | P2SEL1.x | P2SEL0.x |
| P2.2/TB0.2/UCB0CLK | 2 | P2.2 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                    |   | N/A                     | 0                                       | 0        | 1        |
|                    |   | TB0.2                   | 1                                       |          |          |
|                    |   | UCB0CLK                 | X <sup>(4)</sup>                        | 1        | 0        |
|                    |   | N/A                     | 0                                       | 1        | 1        |
|                    |   | Internally tied to DVSS | 1                                       |          |          |

(4) Direction controlled by eUSCI\_B0 module.

### 6.11.6 Port P2 (P2.3 and P2.4) Input/Output With Schmitt Trigger



NOTE: Functional representation only.

图 6-7. Port P2 (P2.3 and P2.4) Diagram

**表 6-52. Port P2 (P2.3 and P2.4) Pin Functions**

| PIN NAME (P2.x)           | x | FUNCTION                  | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|---------------------------|---|---------------------------|-----------------------------------------|----------|----------|
|                           |   |                           | P2DIR.x                                 | P2SEL1.x | P2SEL0.x |
| P2.3/TA0.0/UCA1STE/A6/C10 | 3 | P2.3 (I/O)                | I: 0; O: 1                              | 0        | 0        |
|                           |   | TA0.CCI0B                 | 0                                       | 0        | 1        |
|                           |   | TA0.0                     | 1                                       |          |          |
|                           |   | UCA1STE                   | X <sup>(2)</sup>                        | 1        | 0        |
|                           |   | A6, C10 <sup>(3)(4)</sup> | X                                       | 1        | 1        |
| P2.4/TA1.0/UCA1CLK/A7/C11 | 4 | P2.4 (I/O)                | I: 0; O: 1                              | 0        | 0        |
|                           |   | TA1.CCI0B                 | 0                                       | 0        | 1        |
|                           |   | TA1.0                     | 1                                       |          |          |
|                           |   | UCA1CLK                   | X <sup>(2)</sup>                        | 1        | 0        |
|                           |   | A7, C11 <sup>(3)(4)</sup> | X                                       | 1        | 1        |

(1) X = Don't care


(2) Direction controlled by eUSCI\_A1 module.

(3) Setting P2SEL1.x and P2SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(4) Setting the CEPDx bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPDx bit.

### 6.11.7 Port P2 (P2.5 and P2.6) Input/Output With Schmitt Trigger

图 6-8 shows the port diagram. 表 6-53 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-8. Port P2 (P2.5 and P2.6) Diagram

表 6-53. Port P2 (P2.5 and P2.6) Pin Functions


| PIN NAME (P2.x)             | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|-----------------------------|---|-------------------------|-----------------------------------------|----------|----------|
|                             |   |                         | P2DIR.x                                 | P2SEL1.x | P2SEL0.x |
| P2.5/TB0.0/UCA1TXD/UCA1SIMO | 5 | P2.5(I/O)               | I: 0; O: 1                              | 0        | 0        |
|                             |   | TB0.CCI0B               | 0                                       | 0        | 1        |
|                             |   | TB0.0                   | 1                                       |          |          |
|                             |   | UCA1TXD/UCA1SIMO        | X <sup>(2)</sup>                        | 1        | 0        |
|                             |   | N/A                     | 0                                       | 1        | 1        |
|                             |   | Internally tied to DVSS | 1                                       |          |          |
| P2.6/TB0.1/UCA1RXD/UCA1SOMI | 6 | P2.6(I/O)               | I: 0; O: 1                              | 0        | 0        |
|                             |   | N/A                     | 0                                       | 0        | 1        |
|                             |   | TB0.1                   | 1                                       |          |          |
|                             |   | UCA1RXD/UCA1SOMI        | X <sup>(2)</sup>                        | 1        | 0        |
|                             |   | N/A                     | 0                                       | 1        | 1        |
|                             |   | Internally tied to DVSS | 1                                       |          |          |

(1) X = Don't care  
(2) Direction controlled by eUSCI\_A1 module.



### 6.11.9 Port P3 (P3.0 to P3.3) Input/Output With Schmitt Trigger

图 6-10 shows the port diagram. 表 6-55 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-10. Port P3 (P3.0 to P3.3) Diagram



**表 6-55. Port P3 (P3.0 to P3.3) Pin Functions**

| PIN NAME (P3.x) | x | FUNCTION                  | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|-----------------|---|---------------------------|-----------------------------------------|----------|----------|
|                 |   |                           | P3DIR.x                                 | P3SEL1.x | P3SEL0.x |
| P3.0/A12/C12    | 0 | P3.0 (I/O)                | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                       | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | N/A                       | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | A12/C12 <sup>(2)(3)</sup> | X                                       | 1        | 1        |
| P3.1/A13/C13    | 1 | P3.1 (I/O)                | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                       | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | N/A                       | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | A13/C13 <sup>(2)(3)</sup> | X                                       | 1        | 1        |
| P3.2/A14/C14    | 2 | P3.2 (I/O)                | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                       | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | N/A                       | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | A14/C14 <sup>(2)(3)</sup> | X                                       | 1        | 1        |
| P3.3/A15/C15    | 3 | P3.3 (I/O)                | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                       | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | N/A                       | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS   | 1                                       |          |          |
|                 |   | A15/C15 <sup>(2)(3)</sup> | X                                       | 1        | 1        |


(1) X = Don't care

(2) Setting P3SEL1.x and P3SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(3) Setting the CEPDx bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPDx bit.

### 6.11.10 Port P3 (P3.4 to P3.7) Input/Output With Schmitt Trigger

图 6-11 shows the port diagram. 表 6-56 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-11. Port P3 (P3.4 to P3.7) Diagram


**表 6-56. Port P3 (P3.4 to P3.7) Pin Functions**

| PIN NAME (P3.x)  | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|------------------|---|-------------------------|-----------------------------------------|----------|----------|
|                  |   |                         | P3DIR.x                                 | P3SEL1.x | P3SEL0.x |
| P3.4/TB0.3/SMCLK | 4 | P3.4 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                  |   | TB0.CCI3A               | 0                                       | 0        | 1        |
|                  |   | TB0.3                   | 1                                       |          |          |
|                  |   | N/A                     | 0                                       | 1        | X        |
|                  |   | SMCLK                   | 1                                       |          |          |
| P3.5/TB0.4/COUT  | 5 | P3.5 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                  |   | TB0.CCI4A               | 0                                       | 0        | 1        |
|                  |   | TB0.4                   | 1                                       |          |          |
|                  |   | N/A                     | 0                                       | 1        | X        |
|                  |   | COUT                    | 1                                       |          |          |
| P3.6/TB0.5       | 6 | P3.6 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                  |   | TB0.CCI5A               | 0                                       | 0        | 1        |
|                  |   | TB0.5                   | 1                                       |          |          |
|                  |   | N/A                     | 0                                       | 1        | X        |
|                  |   | Internally tied to DVSS | 1                                       |          |          |
| P3.7/TB0.6       | 7 | P3.7 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                  |   | TB0.CCI6A               | 0                                       | 0        | 1        |
|                  |   | TB0.6                   | 1                                       |          |          |
|                  |   | N/A                     | 0                                       | 1        | X        |
|                  |   | Internally tied to DVSS | 1                                       |          |          |

(1) X = Don't care

### 6.11.11 Port P4 (P4.0 to P4.3) Input/Output With Schmitt Trigger

图 6-12 shows the port diagram. 表 6-57 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-12. Port P4 (P4.0 to P4.3) Diagram

**表 6-57. Port P4 (P4.0 to P4.3) Pin Functions**


| PIN NAME (P4.x) | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|-----------------|---|-------------------------|-----------------------------------------|----------|----------|
|                 |   |                         | P4DIR.x                                 | P4SEL1.x | P4SEL0.x |
| P4.0/A8         | 0 | P4.0 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                     | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS | 1                                       |          | 1        |
|                 |   | N/A                     | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS | 1                                       |          | 0        |
|                 |   | A8 <sup>(2)</sup>       | X                                       | 1        | 1        |
| P4.1/A9         | 1 | P4.1 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                     | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS | 1                                       |          | 1        |
|                 |   | N/A                     | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS | 1                                       |          | 0        |
|                 |   | A9 <sup>(2)</sup>       | X                                       | 1        | 1        |
| P4.2/A10        | 2 | P4.2 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                     | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS | 1                                       |          | 1        |
|                 |   | N/A                     | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS | 1                                       |          | 0        |
|                 |   | A10 <sup>(2)</sup>      | X                                       | 1        | 1        |
| P4.3/A11        | 3 | P4.3 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                     | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS | 1                                       |          | 1        |
|                 |   | N/A                     | 0                                       | 1        | 0        |
|                 |   | Internally tied to DVSS | 1                                       |          | 0        |
|                 |   | A11 <sup>(2)</sup>      | X                                       | 1        | 1        |

(1) X = Don't care

(2) Setting P4SEL1.x and P4SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

### 6.11.12 Port P4 (P4.4 to P4.7) Input/Output With Schmitt Trigger

图 6-13 shows the port diagram. 表 6-58 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-13. Port P4 (P4.4 to P4.7) Diagram


**表 6-58. Port P4 (P4.4 to P4.7) Pin Functions**

| PIN NAME (P4.x) | x | FUNCTION                | CONTROL BITS AND SIGNALS <sup>(1)</sup> |          |          |
|-----------------|---|-------------------------|-----------------------------------------|----------|----------|
|                 |   |                         | P4DIR.x                                 | P4SEL1.x | P4SEL0.x |
| P4.4/TB0.5      | 4 | P4.4 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                 |   | TB0.CCI5B               | 0                                       | 0        | 1        |
|                 |   | TB0.5                   | 1                                       |          |          |
|                 |   | N/A                     | 0                                       | 1        | X        |
|                 |   | Internally tied to DVSS | 1                                       |          |          |
| P4.5            | 5 | P4.5 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                     | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS | 1                                       |          |          |
|                 |   | N/A                     | 0                                       | 1        | X        |
|                 |   | Internally tied to DVSS | 1                                       |          |          |
| P4.6            | 6 | P4.6 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                     | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS | 1                                       |          |          |
|                 |   | N/A                     | 0                                       | 1        | X        |
|                 |   | Internally tied to DVSS | 1                                       |          |          |
| P4.7            | 7 | P4.7 (I/O)              | I: 0; O: 1                              | 0        | 0        |
|                 |   | N/A                     | 0                                       | 0        | 1        |
|                 |   | Internally tied to DVSS | 1                                       |          |          |
|                 |   | N/A                     | 0                                       | 1        | X        |
|                 |   | Internally tied to DVSS | 1                                       |          |          |

(1) X = Don't care

### 6.11.13 Port PJ, PJ.4 and PJ.5 Input/Output With Schmitt Trigger


图 6-14 and 图 6-15 show the port diagrams. 表 6-59 summarizes the selection of the pin function.



NOTE: Functional representation only.

**图 6-14. Port PJ (PJ.4) Diagram**





NOTE: Functional representation only.

图 6-15. Port PJ (PJ.5) Diagram

表 6-59. Port PJ (PJ.4 and PJ.5) Pin Functions

| PIN NAME (PJ.x) | x | FUNCTION                           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |                    |                    |          |          |                  |
|-----------------|---|------------------------------------|-----------------------------------------|--------------------|--------------------|----------|----------|------------------|
|                 |   |                                    | PJDIR.x                                 | PJSEL1.5           | PJSEL0.5           | PJSEL1.4 | PJSEL0.4 | LFXT BYPASS      |
| PJ.4/LFXIN      | 4 | PJ.4 (I/O)                         | I: 0; O: 1                              | X                  | X                  | 0        | 0        | X                |
|                 |   | N/A                                | 0                                       | X                  | X                  | 1        | X        | X                |
|                 |   | Internally tied to DVSS            | 1                                       |                    |                    |          |          |                  |
|                 |   | LFXIN crystal mode <sup>(2)</sup>  | X                                       | X                  | X                  | 0        | 1        | 0                |
|                 |   | LFXIN bypass mode <sup>(2)</sup>   | X                                       | X                  | X                  | 0        | 1        | 1                |
| PJ.5/LFXOUT     | 5 | PJ.5 (I/O)                         | I: 0; O: 1                              | 0                  | 0                  | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(3)</sup> |
|                 |   | N/A                                | 0                                       | see <sup>(4)</sup> | see <sup>(4)</sup> | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(3)</sup> |
|                 |   | Internally tied to DVSS            | 1                                       | see <sup>(4)</sup> | see <sup>(4)</sup> | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(3)</sup> |
|                 |   | LFXOUT crystal mode <sup>(2)</sup> | X                                       | X                  | X                  | 0        | 1        | 0                |

(1) X = Don't care


(2) If PJSEL1.4 = 0 and PJSEL0.4 = 1, the general-purpose I/O is disabled. When LFXTBYPASS = 0, PJ.4 and PJ.5 are configured for crystal operation and PJSEL1.5 and PJSEL0.5 are don't care. When LFXTBYPASS = 1, PJ.4 is configured for bypass operation and PJ.5 is configured as general-purpose I/O.

(3) When PJ.4 is configured in bypass mode, PJ.5 is configured as general-purpose I/O.

(4) If PJSEL0.5 = 1 or PJSEL1.5 = 1, the general-purpose I/O functionality is disabled. No input function is available. Configured as output, the pin is actively pulled to zero.

#### 6.11.14 Port PJ (PJ.6 and PJ.7) Input/Output With Schmitt Trigger

图 6-16 和 图 6-17 show the port diagrams. 表 6-60 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-16. Port PJ (PJ.6) Diagram



**图 6-17. Port PJ (PJ.7) Diagram**

**表 6-60. Port PJ (PJ.6 and PJ.7) Pin Functions**

| PIN NAME (PJ.x) | x | FUNCTION                           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |                    |                    |          |          |                  |
|-----------------|---|------------------------------------|-----------------------------------------|--------------------|--------------------|----------|----------|------------------|
|                 |   |                                    | PJDIR.x                                 | PJSEL1.7           | PJSEL0.7           | PJSEL1.6 | PJSEL0.6 | HFXT BYPASS      |
| PJ.6/HFXIN      | 6 | PJ.6 (I/O)                         | I: 0; O: 1                              | X                  | X                  | 0        | 0        | X                |
|                 |   | N/A                                | 0                                       | X                  | X                  | 1        | X        | X                |
|                 |   | Internally tied to DVSS            | 1                                       |                    |                    |          |          |                  |
|                 |   | HFXIN crystal mode <sup>(2)</sup>  | X                                       | X                  | X                  | 0        | 1        | 0                |
|                 |   | HFXIN bypass mode <sup>(2)</sup>   | X                                       | X                  | X                  | 0        | 1        | 1                |
| PJ.7/HFXOUT     | 7 | PJ.7 (I/O) <sup>(3)</sup>          | I: 0; O: 1                              | 0                  | 0                  | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(4)</sup> |
|                 |   | N/A                                | 0                                       | see <sup>(3)</sup> | see <sup>(3)</sup> | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(4)</sup> |
|                 |   | Internally tied to DVSS            | 1                                       | see <sup>(3)</sup> | see <sup>(3)</sup> | 0        | 0        | 0                |
|                 |   |                                    |                                         |                    |                    | 1        | X        |                  |
|                 |   |                                    |                                         |                    |                    | X        | X        | 1 <sup>(4)</sup> |
|                 |   | HFXOUT crystal mode <sup>(2)</sup> | X                                       | X                  | X                  | 0        | 1        | 0                |

(1) X = Don't care


(2) Setting PJSEL1.6 = 0 and PJSEL0.6 = 1 causes the general-purpose I/O to be disabled. When HFXTBYPASS = 0, PJ.6 and PJ.7 are configured for crystal operation and PJSEL1.6 and PJSEL0.7 are do not care. When HFXTBYPASS = 1, PJ.6 is configured for bypass operation, and PJ.7 is configured as general-purpose I/O.

(3) With PJSEL0.7 = 1 or PJSEL1.7 = 1 the general-purpose I/O functionality is disabled. No input function is available. When configured as output, the pin is actively pulled to zero.

(4) When PJ.6 is configured in bypass mode, PJ.7 is configured as general-purpose I/O.

### 6.11.15 Port PJ (PJ.0 to PJ.3) JTAG Pins TDO, TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger

图 6-18 shows the port diagram. 表 6-61 summarizes the selection of the pin function.



NOTE: Functional representation only.

图 6-18. Port PJ (PJ.0 to PJ.3) Diagram

**表 6-61. Port PJ (PJ.0 to PJ.3) Pin Functions**

| PIN NAME (PJ.x)                      | x | FUNCTION                       | CONTROL BITS/ SIGNALS <sup>(1)</sup> |          |          |            |
|--------------------------------------|---|--------------------------------|--------------------------------------|----------|----------|------------|
|                                      |   |                                | PJDIR.x                              | PJSEL1.x | PJSEL0.x | CEPDx (Cx) |
| PJ.0/TDO/TB0OUTH/<br>SMCLK/SRSCG1/C6 | 0 | PJ.0 (I/O) <sup>(2)</sup>      | I: 0; O: 1                           | 0        | 0        | 0          |
|                                      |   | TDO <sup>(3)</sup>             | X                                    | X        | X        | 0          |
|                                      |   | TB0OUTH                        | 0                                    | 0        | 1        | 0          |
|                                      |   | SMCLK <sup>(4)</sup>           | 1                                    |          |          |            |
|                                      |   | N/A                            | 0                                    | 1        | 0        | 0          |
|                                      |   | CPU Status Register Bit SCG1   | 1                                    |          |          |            |
|                                      |   | N/A                            | 0                                    | 1        | 1        | 0          |
|                                      |   | Internally tied to DVSS        | 1                                    |          |          |            |
|                                      |   | C6 <sup>(5)</sup>              | X                                    | X        | X        | 1          |
| PJ.1/TDI/TCLK/MCLK/<br>SRSCG0/C7     | 1 | PJ.1 (I/O) <sup>(2)</sup>      | I: 0; O: 1                           | 0        | 0        | 0          |
|                                      |   | TDI/TCLK <sup>(3) (6)</sup>    | X                                    | X        | X        | 0          |
|                                      |   | N/A                            | 0                                    | 0        | 1        | 0          |
|                                      |   | MCLK                           | 1                                    |          |          |            |
|                                      |   | N/A                            | 0                                    | 1        | 0        | 0          |
|                                      |   | CPU Status Register Bit SCG0   | 1                                    |          |          |            |
|                                      |   | N/A                            | 0                                    | 1        | 1        | 0          |
|                                      |   | Internally tied to DVSS        | 1                                    |          |          |            |
|                                      |   | C7 <sup>(5)</sup>              | X                                    | X        | X        | 1          |
| PJ.2/TMS/ACLK/<br>SROSCOFF/C8        | 2 | PJ.2 (I/O) <sup>(2)</sup>      | I: 0; O: 1                           | 0        | 0        | 0          |
|                                      |   | TMS <sup>(3) (6)</sup>         | X                                    | X        | X        | 0          |
|                                      |   | N/A                            | 0                                    | 0        | 1        | 0          |
|                                      |   | ACLK                           | 1                                    |          |          |            |
|                                      |   | N/A                            | 0                                    | 1        | 0        | 0          |
|                                      |   | CPU Status Register Bit OSCOFF | 1                                    |          |          |            |
|                                      |   | N/A                            | 0                                    | 1        | 1        | 0          |
|                                      |   | Internally tied to DVSS        | 1                                    |          |          |            |
|                                      |   | C8 <sup>(5)</sup>              | X                                    | X        | X        | 1          |
| PJ.3/TCK/SRCPUOFF/C9                 | 3 | PJ.3 (I/O) <sup>(2)</sup>      | I: 0; O: 1                           | 0        | 0        | 0          |
|                                      |   | TCK <sup>(3) (6)</sup>         | X                                    | X        | X        | 0          |
|                                      |   | N/A                            | 0                                    | 0        | 1        | 0          |
|                                      |   | Internally tied to DVSS        | 1                                    |          |          |            |
|                                      |   | N/A                            | 0                                    | 1        | 0        | 0          |
|                                      |   | CPU Status Register Bit CPUOFF | 1                                    |          |          |            |
|                                      |   | N/A                            | 0                                    | 1        | 1        | 0          |
|                                      |   | Internally tied to DVSS        | 1                                    |          |          |            |
|                                      |   | C9 <sup>(5)</sup>              | X                                    | X        | X        | 1          |

(1) X = Don't care

(2) Default condition

(3) The pin direction is controlled by the JTAG module. JTAG mode selection is made via the SYS module or by the Spy-Bi-Wire four-wire entry sequence. Neither PJSEL1.x and PJSEL0.x nor CEPDx bits have an effect in these cases.

(4) Do not use this pin as SMCLK output if the TB0OUTH functionality is used on any other pin. Select an alternative SMCLK output pin.

(5) Setting the CEPDx bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the Cx input pin to the comparator multiplexer with the input select bits in the comparator module automatically disables output driver and input buffer for that pin, regardless of the state of the associated CEPDx bit.

(6) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.

## 6.12 Device Descriptor (TLV)

表 6-62 lists the Device IDs of the MSP430FR58xx(1) devices. 表 6-63 lists the contents of the device descriptor tag-length-value (TLV) structure for MSP430FR58xx(1) devices without AES.

表 6-62. Device IDs

| DEVICE          | DEVICE ID |        |
|-----------------|-----------|--------|
|                 | 01A05h    | 01A04h |
| MSP430FR5869    | 081h      | 05Dh   |
| MSP430FR5868    | 081h      | 05Ch   |
| MSP430FR5867(1) | 081h      | 05Bh   |
| MSP430FR5849    | 081h      | 055h   |
| MSP430FR5848    | 081h      | 054h   |
| MSP430FR5847(1) | 081h      | 053h   |
| MSP430FR5859    | 081h      | 059h   |
| MSP430FR5858    | 081h      | 058h   |
| MSP430FR5857    | 081h      | 057h   |

表 6-63. Device Descriptor<sup>(1)</sup>

| DESCRIPTION |                   | MSP430FR58xx (UART BSL) |            | MSP430FR58xx(1) (I2C BSL) |            |
|-------------|-------------------|-------------------------|------------|---------------------------|------------|
|             |                   | ADDRESS                 | VALUE      | ADDRESS                   | VALUE      |
| Info Block  | Info length       | 01A00h                  | 06h        | 01A00h                    | 06h        |
|             | CRC length        | 01A01h                  | 06h        | 01A01h                    | 06h        |
|             | CRC value         | 01A02h                  | Per unit   | 01A02h                    | Per unit   |
|             |                   | 01A03h                  | Per unit   | 01A03h                    | Per unit   |
|             | Device ID         | 01A04h                  | see 表 6-62 | 01A04h                    | see 表 6-62 |
|             | Device ID         | 01A05h                  |            |                           |            |
|             | Hardware revision | 01A06h                  | Per unit   | 01A06h                    | Per unit   |
|             | Firmware revision | 01A07h                  | Per unit   | 01A07h                    | Per unit   |
| Die Record  | Die record tag    | 01A08h                  | 08h        | 01A08h                    | 08h        |
|             | Die record length | 01A09h                  | 0Ah        | 01A09h                    | 0Ah        |
|             | Lot/wafer ID      | 01A0Ah                  | Per unit   | 01A0Ah                    | Per unit   |
|             |                   | 01A0Bh                  | Per unit   | 01A0Bh                    | Per unit   |
|             |                   | 01A0Ch                  | Per unit   | 01A0Ch                    | Per unit   |
|             |                   | 01A0Dh                  | Per unit   | 01A0Dh                    | Per unit   |
|             | Die X position    | 01A0Eh                  | Per unit   | 01A0Eh                    | Per unit   |
|             |                   | 01A0Fh                  | Per unit   | 01A0Fh                    | Per unit   |
|             | Die Y position    | 01A10h                  | Per unit   | 01A10h                    | Per unit   |
|             |                   | 01A11h                  | Per unit   | 01A11h                    | Per unit   |
|             | Test results      | 01A12h                  | Per unit   | 01A12h                    | Per unit   |
|             |                   | 01A13h                  | Per unit   | 01A13h                    | Per unit   |

(1) NA = Not applicable, Per unit = content can differ from device to device



**表 6-63. Device Descriptor<sup>(1)</sup> (continued)**

| DESCRIPTION       |                                                | MSP430FR58xx (UART BSL) |          | MSP430FR58xx(1) (I2C BSL) |          |
|-------------------|------------------------------------------------|-------------------------|----------|---------------------------|----------|
|                   |                                                | ADDRESS                 | VALUE    | ADDRESS                   | VALUE    |
| ADC12 Calibration | ADC12 calibration tag                          | 01A14h                  | 11h      | 01A14h                    | 11h      |
|                   | ADC12 calibration length                       | 01A15h                  | 10h      | 01A15h                    | 10h      |
|                   | ADC gain factor <sup>(2)</sup>                 | 01A16h                  | Per unit | 01A16h                    | Per unit |
|                   |                                                | 01A17h                  | Per unit | 01A17h                    | Per unit |
|                   | ADC offset <sup>(3)</sup>                      | 01A18h                  | Per unit | 01A18h                    | Per unit |
|                   |                                                | 01A19h                  | Per unit | 01A19h                    | Per unit |
|                   | ADC 1.2-V reference<br>Temperature sensor 30°C | 01A1Ah                  | Per unit | 01A1Ah                    | Per unit |
|                   |                                                | 01A1Bh                  | Per unit | 01A1Bh                    | Per unit |
|                   | ADC 1.2-V reference<br>Temperature sensor 85°C | 01A1Ch                  | Per unit | 01A1Ch                    | Per unit |
|                   |                                                | 01A1Dh                  | Per unit | 01A1Dh                    | Per unit |
|                   | ADC 2.0-V reference<br>Temperature sensor 30°C | 01A1Eh                  | Per unit | 01A1Eh                    | Per unit |
|                   |                                                | 01A1Fh                  | Per unit | 01A1Fh                    | Per unit |
|                   | ADC 2.0-V reference<br>Temperature sensor 85°C | 01A20h                  | Per unit | 01A20h                    | Per unit |
|                   |                                                | 01A21h                  | Per unit | 01A21h                    | Per unit |
|                   | ADC 2.5-V reference<br>Temperature sensor 30°C | 01A22h                  | Per unit | 01A22h                    | Per unit |
|                   |                                                | 01A23h                  | Per unit | 01A23h                    | Per unit |
| REF Calibration   | REF calibration tag                            | 01A24h                  | Per unit | 01A24h                    | Per unit |
|                   |                                                | 01A25h                  | Per unit | 01A25h                    | Per unit |
|                   | REF calibration length                         | 01A26h                  | 12h      | 01A26h                    | 12h      |
|                   | REF 1.2-V reference                            | 01A27h                  | 06h      | 01A27h                    | 06h      |
|                   |                                                | 01A28h                  | Per unit | 01A28h                    | Per unit |
|                   | REF 2.0-V reference                            | 01A29h                  | Per unit | 01A29h                    | Per unit |
|                   |                                                | 01A2Ah                  | Per unit | 01A2Ah                    | Per unit |
|                   | REF 2.5-V reference                            | 01A2Bh                  | Per unit | 01A2Bh                    | Per unit |
|                   |                                                | 01A2Ch                  | Per unit | 01A2Ch                    | Per unit |
|                   |                                                | 01A2Dh                  | Per unit | 01A2Dh                    | Per unit |

(2) ADC gain: the gain correction factor is measured at room temperature using a 2.5-V external voltage reference without internal buffer (ADC12VRSEL=0x2, 0x4, or 0xE). Other settings (for example, using internal reference) can result in different correction factors.

(3) ADC offset: the offset correction factor is measured at room temperature using ADC12VRSEL= 0x2 or 0x4, an external reference, VR+ = external 2.5 V, VR- = AVSS.

表 6-63. Device Descriptor<sup>(1)</sup> (continued)

| DESCRIPTION   |                                      | MSP430FR58xx (UART BSL) |          | MSP430FR58xx(1) (I2C BSL) |          |
|---------------|--------------------------------------|-------------------------|----------|---------------------------|----------|
|               |                                      | ADDRESS                 | VALUE    | ADDRESS                   | VALUE    |
| Random Number | 128-bit random number tag            | 01A2Eh                  | 15h      | 01A2Eh                    | 15h      |
|               | Random number length                 | 01A2Fh                  | 10h      | 01A2Fh                    | 10h      |
|               | 128-bit random number <sup>(4)</sup> | 01A30h                  | Per unit | 01A30h                    | Per unit |
|               |                                      | 01A31h                  | Per unit | 01A31h                    | Per unit |
|               |                                      | 01A32h                  | Per unit | 01A32h                    | Per unit |
|               |                                      | 01A33h                  | Per unit | 01A33h                    | Per unit |
|               |                                      | 01A34h                  | Per unit | 01A34h                    | Per unit |
|               |                                      | 01A35h                  | Per unit | 01A35h                    | Per unit |
|               |                                      | 01A36h                  | Per unit | 01A36h                    | Per unit |
|               |                                      | 01A37h                  | Per unit | 01A37h                    | Per unit |
|               |                                      | 01A38h                  | Per unit | 01A38h                    | Per unit |
|               |                                      | 01A39h                  | Per unit | 01A39h                    | Per unit |
|               |                                      | 01A3Ah                  | Per unit | 01A3Ah                    | Per unit |
|               |                                      | 01A3Bh                  | Per unit | 01A3Bh                    | Per unit |
|               |                                      | 01A3Ch                  | Per unit | 01A3Ch                    | Per unit |
|               |                                      | 01A3Dh                  | Per unit | 01A3Dh                    | Per unit |
|               |                                      | 01A3Eh                  | Per unit | 01A3Eh                    | Per unit |
|               |                                      | 01A3Fh                  | Per unit | 01A3Fh                    | Per unit |

(4) 128-bit random number: The random number is generated during production test using the CryptGenRandom() function from Microsoft®.

**表 6-63. Device Descriptor<sup>(1)</sup> (continued)**

| DESCRIPTION       |                             | MSP430FR58xx (UART BSL) |       | MSP430FR58xx(1) (I2C BSL) |       |
|-------------------|-----------------------------|-------------------------|-------|---------------------------|-------|
|                   |                             | ADDRESS                 | VALUE | ADDRESS                   | VALUE |
| BSL Configuration | BSL tag                     | 01A40h                  | 1Ch   | 01A40h                    | 1Ch   |
|                   | BSL length                  | 01A41h                  | 02h   | 01A41h                    | 02h   |
|                   | BSL interface               | 01A42h                  | 00h   | 01A42h                    | 01h   |
|                   | BSL interface configuration | 01A43h                  | 00h   | 01A43h                    | 48h   |

## 6.13 Identification

### 6.13.1 Revision Identification

The device revision information is shown as part of the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to the errata sheets for the devices in this data sheet, see [节 8.4](#).

The hardware revision is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Hardware Revision" entries in [节 6.12](#).

### 6.13.2 Device Identification

The device type can be identified from the top-side marking on the device package. The device-specific errata sheet describes these markings. For links to the errata sheets for the devices in this data sheet, see [节 8.4](#).

A device identification value is also stored in the Device Descriptor structure in the Info Block section. For details on this value, see the "Device ID" entries in [节 6.12](#).

### 6.13.3 JTAG Identification

Programming through the JTAG interface, including reading and identifying the JTAG ID, is described in detail in the [MSP430 Programming With the JTAG Interface](#).

## 7 Applications, Implementation, and Layout

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 7.1 Device Connection and Layout Fundamentals

This section describes the recommended guidelines when designing with the MSP430. These guidelines ensure that the device has proper connections for powering, programming, debugging, and optimum analog performance.

#### 7.1.1 Power Supply Decoupling and Bulk Capacitors

TI recommends connecting a combination of a 1- $\mu$ F capacitor and a 100-nF low-ESR ceramic decoupling capacitor to each AVCC and DVCC pin. Higher-value capacitors may be used but can affect supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimeters). Additionally, TI recommends separated grounds with a single-point connection for better noise isolation from digital to analog circuits on the board and to achieve high analog accuracy.




图 7-1. Power Supply Decoupling

#### 7.1.2 External Oscillator

Depending on the device variant (see [Section 3](#)), the device can support a low-frequency crystal (32 kHz) on the LFXT pins, a high-frequency crystal on the HFXT pins, or both. External bypass capacitors for the crystal oscillator pins are required.

It is also possible to apply digital clock signals to the LFXIN and HFXIN input pins that meet the specifications of the respective oscillator if the appropriate LFXTBYPASS or HFXTBYPASS mode is selected. In this case, the associated LFXOUT and HFXOUT pins can be used for other purposes. If the LFXIN and HFXIN are left unused, they must be terminated according to [Section 4.4](#).

图 7-2 shows a typical connection diagram.




图 7-2. Typical Crystal Connection


See [MSP430 32-kHz Crystal Oscillators](#) for more information on selecting, testing, and designing a crystal oscillator with the MSP430 devices.

### 7.1.3 JTAG

With the proper connections, the debugger and a hardware JTAG interface (such as the MSP-FET or MSP-FET430UIF) can be used to program and debug code on the target board. In addition, the connections also support the MSP-GANG production programmers, thus providing an easy way to program prototype boards, if desired. 图 7-3 shows the connections between the 14-pin JTAG connector and the target device required to support in-system programming and debugging for 4-wire JTAG communication. 图 7-4 shows the connections for 2-wire JTAG mode (Spy-Bi-Wire).

The connections for the MSP-FET and MSP-FET430UIF interface modules and the MSP-GANG are identical. Both can supply VCC to the target board (through pin 2). In addition, the MSP-FET and MSP-FET430UIF interface modules and MSP-GANG have a VCC sense feature that, if used, requires an alternate connection (pin 4 instead of pin 2). The VCC-sense feature senses the local VCC present on the target board (that is, a battery or other local power supply) and adjusts the output signals accordingly. 图 7-3 and 图 7-4 show a jumper block that supports both scenarios of supplying VCC to the target board. If this flexibility is not required, the desired VCC connections may be hard-wired to eliminate the jumper block. Pins 2 and 4 must not be connected at the same time.


For additional design information regarding the JTAG interface, see the [MSP430 Hardware Tools User's Guide](#).



Copyright © 2016, Texas Instruments Incorporated

- If a local target power supply is used, make connection J1. If power from the debug or programming adapter is used, make connection J2.
- The upper limit for C1 is 2.2 nF when using current TI tools.

**图 7-3. Signal Connections for 4-Wire JTAG Communication**



Copyright © 2016, Texas Instruments Incorporated

- Make connection J1 if a local target power supply is used, or make connection J2 if the target is powered from the debug or programming adapter.
- The device  $\overline{\text{RST}}/\text{NMI}/\text{SBWTIO}$  pin is used in 2-wire mode for bidirectional communication with the device during JTAG access, and any capacitance that is attached to this signal may affect the ability to establish a connection with the device. The upper limit for C1 is 2.2 nF when using current TI tools.

图 7-4. Signal Connections for 2-Wire JTAG Communication (Spy-Bi-Wire)

### 7.1.4 Reset

The reset pin can be configured as a reset function (default) or as an NMI function in the Special Function Register (SFR),  $\text{SFRRPCR}$ .

In reset mode, the  $\overline{\text{RST}}/\text{NMI}$  pin is active low, and a pulse applied to this pin that meets the reset timing specifications generates a BOR-type device reset.

Setting  $\text{SYSNMI}$  causes the  $\overline{\text{RST}}/\text{NMI}$  pin to be configured as an external NMI source. The external NMI is edge sensitive, and its edge is selectable by  $\text{SYSNMIIES}$ . Setting the  $\text{NMIIE}$  enables the interrupt of the external NMI. When an external NMI event occurs, the  $\text{NMIIFG}$  is set.

The  $\overline{\text{RST}}/\text{NMI}$  pin can have either a pullup or pulldown that is enabled or not.  $\text{SYSRSTUP}$  selects either pullup or pulldown, and  $\text{SYSRSTRE}$  causes the pullup (default) or pulldown to be enabled (default) or not. If the  $\overline{\text{RST}}/\text{NMI}$  pin is unused, it is required either to select and enable the internal pullup or to connect an external 47-k $\Omega$  pullup resistor to the  $\overline{\text{RST}}/\text{NMI}$  pin with a 2.2-nF pulldown capacitor. The pulldown capacitor should not exceed 2.2 nF when using devices in Spy-Bi-Wire mode or in 4-wire JTAG mode with TI tools like FET interfaces or GANG programmers. If JTAG or Spy-Bi-Wire access is not needed, up to a 10-nF pulldown capacitor may be used.

See the [MSP430FR58xx, MSP430FR59xx, and MSP430FR6xx Family User's Guide](#) for more information on the referenced control registers and bits.

### 7.1.5 Unused Pins

For details on the connection of unused pins, see [Section 4.4](#).

### 7.1.6 General Layout Recommendations

- Proper grounding and short traces for external crystal to reduce parasitic capacitance. See [MSP430 32-kHz Crystal Oscillators](#) for recommended layout guidelines.
- Proper bypass capacitors on DVCC, AVCC, and reference pins if used.
- Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching signals such as PWM or JTAG signals away from the oscillator circuit.
- Proper ESD level protection should be considered to protect the device from unintended high-voltage electrostatic discharge. See [MSP430 System-Level ESD Considerations](#) for guidelines.

### 7.1.7 Do's and Don'ts

TI recommends powering AVCC and DVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in [Section 5.1](#). Exceeding the specified limits may cause malfunction of the device including erroneous writes to RAM and FRAM.

## 7.2 Peripheral- and Interface-Specific Design Information

### 7.2.1 ADC12\_B Peripheral

#### 7.2.1.1 Partial Schematic

图 7-5 shows the recommended decoupling circuit when an external voltage reference is used.




图 7-5. ADC12\_B Grounding and Noise Considerations

#### 7.2.1.2 Design Requirements

As with any high-resolution ADC, appropriate printed-circuit-board layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the ADC flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The general guidelines in [节 7.1.1](#) combined with the connections in [节 7.2.1.1](#) prevent this.

In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or switching power supplies can corrupt the conversion result. TI recommends a noise-free design using separate analog and digital ground planes with a single-point connection to achieve high accuracy.

图 7-5 shows the recommended decoupling circuit when an external voltage reference is used. The internal reference module has a maximum drive current as specified in the Reference module's  $I_{O(VREF+)}$  specification.



The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage enters the device. In this case, the 10- $\mu$ F capacitor is used to buffer the reference pin and filter low-frequency ripple. A 470-nF bypass capacitor is used to filter high-frequency noise.

### 7.2.1.3 Detailed Design Procedure

For additional design information, see [Designing With the MSP430FR58xx, FR59xx, FR68xx, and FR69xx ADC](#).

#### 7.2.1.4 Layout Guidelines

Component that are shown in the partial schematic (see [图 7-5](#)) should be placed as close as possible to the respective device pins. Avoid long traces, because they add additional parasitic capacitance, inductance, and resistance on the signal.

Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because the high-frequency switching can be coupled into the analog signal.

If differential mode is used for the ADC12\_B, the analog differential input signals must be routed closely together to minimize the effect of noise on the resulting signal.

## 8 器件和文档支持

### 8.1 入门和后续步骤

有关 MSP430 系列器件以及有助于开发的工具和库的更多信息，请访问[入门](#)页面。

### 8.2 器件命名规则

为了标示产品开发周期所处的阶段，TI 为所有 MSP MCU 器件的部件号分配了前缀。每个 MSP MCU 商用系列产品成员都具有以下两个前缀之一：MSP 或 XMS。这些前缀代表了产品开发的发展阶段，即从工程原型 (XMS) 直到完全合格的生产器件 (MSP)。

**XMS** - 实验器件，不一定代表最终器件的电气规格

**MSP** - 完全合格的生产器件


XMS 器件在供货时附带如下免责声明：

“开发中的产品用于内部评估用途。”

MSP 器件的特性已经全部明确，并且器件的质量和可靠性已经完全论证。TI 的标准保修证书对该器件适用。

预测显示原型器件 (XMS) 的故障率大于标准生产器件。由于这些器件的预计最终使用故障率尚不确定，德州仪器 (TI) 建议不要将它们用于任何生产系统。请仅使用合格的生产器件。

TI 器件的命名规则还包括一个带有器件系列名称的后缀。此后缀表示温度范围、封装类型和配送形式。[图 8-1](#) 提供了解读完整器件名称的图例。



|                            |                                                                |                                                                                                                                              |                                                             |                                                                 |
|----------------------------|----------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------|-----------------------------------------------------------------|
| <b>Processor Family</b>    | MSP = Mixed-Signal Processor<br>XMS = Experimental Silicon     |                                                                                                                                              |                                                             |                                                                 |
| <b>MCU Platform</b>        | 430 = TI's 16-bit MSP430 Low-Power Microcontroller Platform    |                                                                                                                                              |                                                             |                                                                 |
| <b>Memory Type</b>         | FR = FRAM                                                      |                                                                                                                                              |                                                             |                                                                 |
| <b>Series</b>              | 5 = FRAM 5 series up to 16 MHz without LCD                     |                                                                                                                                              |                                                             |                                                                 |
| <b>Feature Set</b>         | <b>First Digit: AES</b><br>9 = AES<br>8 = No AES               | <b>Second Digit: Oscillators, ADC Channels, I/O</b><br>6 = DCO/HFXT/LFXT, 16, 40<br>5 = DCO/HFXT, 14/12, 33/31<br>4 = DCO/LFXT, 14/12, 33/31 | <b>Third Digit: FRAM (KB)</b><br>9 = 64<br>8 = 48<br>7 = 32 | <b>Optional Fourth Digit: BSL</b><br>1 = 1°C<br>No value = UART |
| <b>Temperature Range</b>   | I = -40°C to 85°C                                              |                                                                                                                                              |                                                             |                                                                 |
| <b>Packaging</b>           | <a href="http://www.ti.com/packaging">www.ti.com/packaging</a> |                                                                                                                                              |                                                             |                                                                 |
| <b>Distribution Format</b> | T = Small reel<br>R = Large reel<br>No markings = Tube or tray |                                                                                                                                              |                                                             |                                                                 |

NOTE: 该图不代表可用 特性 和选项的完整列表，也不表示所有这些 特性 和选项都可用于给定的器件或系列。

图 8-1. 器件命名规则 – 部件号解码器

### 8.3 工具和软件

表 8-1 了 MSP430FR58xx 微控制器支持的调试特性。关于可用特性的详细信息，请参见《适用于 MSP430 的 Code Composer Studio 用户指南》。

表 8-1. 硬件 特性

| MSP430 架构 | 四线制 JTAG | 2 线 JTAG | 断点 (N) | 范围断点 | 时钟控制 | 状态序列发生器 | 跟踪缓冲器 | LPMx.5 调试支持 | EnergyTrace++ 技术 |
|-----------|----------|----------|--------|------|------|---------|-------|-------------|------------------|
| MSP430Xv2 | 有        | 有        | 3      | 有    | 是    | 否       | 否     | 有           | 有                |

EnergyTrace™ 技术可用于 Code Composer Studio 6.0 及更高版本。EnergyTrace 技术需要专用的调试器电路，该电路受新一代板载 eZ-FET 闪存仿真工具和新一代独立 MSP-FET JTAG 仿真器的支持。有关更多信息，请参阅：

《使用 Code Composer Studio 与增强型仿真模块 (EEM) 进行高级调试》

《MSP430™ 高级功耗优化：ULP Advisor™ 和 EnergyTrace™ 技术》

设计套件与评估模块

**MSP430FR5969 LaunchPad™ 开发套件** MSP-EXP430FR5969 LaunchPad 开发套件是适用于 MSP430FR5969 MCU 的易用型微控制器开发板。它包含了在 MSP430FRxx FRAM 平台上快速开始开发所需要的全部资源，包括用于编程、调试和能量测量的板载仿真。

**适用于 MSP430FRxx FRAM MCU 的 48 引脚目标开发板和 MSP-FET 编程器包** MSP-FET430U48C 是一款强大的设计套件，可在 MSP MCU 上快速进行应用开发。此板包含 USB 调试接口，用于通过 JTAG 接口或节省引脚的 Spy-Bi-Wire (2 线 JTAG) 协议对系统内的 MSP MCU 进行编程和调试。只需使用几次按键即可在数秒钟内擦除 FRAM 并对其编程；而且由于 MSP FRAM 的功耗极低，因此无需外部电源。

**MSP-TS430RGZ48C - 适用于 MSP430FRxx FRAM MCU 的 48 引脚目标开发板** MSP-TS430RGZ48C 是一款独立的 48 引脚 ZIF 插座目标板，用于通过 JTAG 接口或 Spy-Bi-Wire (2 线 JTAG) 协议对系统内的 MSP430 MCU 进行编程和调试。

软件

**MSP430Ware™ 软件** MSP430Ware 软件集合了所有 MSP430 器件的代码示例、数据表以及其他设计资源，打包提供给用户。除了提供已有 MSP430 MCU 设计资源的完整集合外，MSP430Ware 软件还包含名为 MSP 驱动程序库的高级 API。借助该库可以轻松地对 MSP430 硬件进行编程。MSP430Ware 软件以 CCS 组件或独立软件包两种形式提供。

**MSP430FR59xx、MSP430FR58xx 代码示例** 根据不同应用需求配置各集成外设的每个 MSP 器件均具备相应的 C 代码示例。

**适用于 MSP 超低功耗微控制器的 FRAM 嵌入式软件实用程序** TI FRAM 实用程序软件旨在用作不断扩充的嵌入式软件实用程序集合，其中的实用程序充分利用了 FRAM 的超低功耗和近乎无限次的写入寿命。这些实用程序适用于 MSP430FRxx FRAM 微控制器，并提供示例代码来协助应用程序开发。

**电容式触摸软件库** 可在 MSP430 MCU 启用电容触控功能的免费 C 代码库。MSP430 MCU 库版本 采用 多种电容触控实现方法，包括 RO 和 RC 方法。

**MSP 驱动程序库** MSP 驱动程序库的抽象 API 提供易用的函数调用，无需直接操纵 MSP430 硬件的位与字节。完整的文档通过具有帮助意义的 API 指南交付，其中包括有关每个函数调用和经过验证的参数的详细信息。开发人员可以使用驱动程序库功能，以最低开销编写完整项目。

**MSP EnergyTrace™ 技术** 适用于 MSP430 微控制器的 EnergyTrace 技术是基于电能的代码分析工具，适用于测量和显示应用的电能系统配置并帮助优化应用以实现超低功耗。

**ULP（超低功耗）Advisor** ULP Advisor™ 软件是一款辅助工具，旨在指导开发人员编写更为高效的代码，从而充分利用 MSP430 和 MSP432 微控制器独特功能。ULP Advisor 的目标人群是微控制器的资深开发者和开发新手，可以根据详尽的 ULP 检验表检查代码，以便最大限度地减少应用程序的能耗。在编译时，ULP Advisor 会提供通知和备注以突出显示代码中可以进一步优化的区域，进而实现更低功耗。

**IEC60730 软件包** IEC60730 MSP430 软件包经过专门开发，用于协助客户达到 IEC 60730-1:2010（家用及类似用途的自动化电气控制 - 第 1 部分：一般要求）B 类产品的要求。其中涵盖家用电器、电弧检测器、电源转换器、电动工具、电动自行车及其他诸多产品。IEC60730 MSP430 软件包可以嵌入在 MSP430 MCU 中运行的客户应用，从而帮助客户简化其消费类器件在功能安全方面遵循 IEC 60730-1:2010 B 类规范的认证工作。

**适用于 MSP 的定点数学运算库** MSP IQmath 和 Qmath 库是为 C 语言开发者提供的一套经过高度优化的高精度数学运算函数集合，能够将浮点算法无缝嵌入 MSP430 和 MSP432 器件的定点代码中。这些例程通常用于计算密集型实时应用，而优化的执行速度、高精度以及超低能耗通常是影响这些实时应用的关键因素。与使用浮点数学算法编写的同等代码相比，使用 IQmath 和 Qmath 库可以大幅提高执行速度并显著降低能耗。

**适用于 MSP430 的浮点数学运算库** TI 在低功耗和低成本微控制器领域锐意创新，为您提供 MSPMATHLIB。此标量函数的浮点数学运算库，能够充分利用器件的智能外设，使速度最高达到标准 MSP430 数学函数的 26 倍。Mathlib 能够轻松集成到您的设计中。该运算库免费使用并集成在 Code Composer Studio IDE 和 IAR Embedded Workbench IDE 中。

## 开发工具

**适用于 MSP 微控制器的 Code Composer Studio™ 集成开发环境** Code Composer Studio (CCS) 集成开发环境 (IDE) 支持所有 MSP 微控制器器件。CCS 包含一整套用于开发和调试嵌入式应用的嵌入式软件实用程序。CCS 包含了优化的 C/C++ 编译器、源代码编辑器、项目构建环境、调试器、描述器以及其他众多功能。

**命令行编程器** MSP Flasher 是一款基于 shell 的开源接口，可使用 JTAG 或 Spy-Bi-Wire (SBW) 通信通过 FET 编程器或 eZ430 对 MSP 微控制器进行编程。MSP Flasher 可用于将二进制文件（.txt 或 .hex 文件）直接下载到 MSP 微控制器，而无需使用 IDE。

**MSP MCU 编程器和调试器** MSP-FET 是一款强大的仿真开发工具（通常称为调试探针），可帮助用户在 MSP 低功耗微控制器 (MCU) 中快速开发应用。创建 MCU 软件通常需要将生成的二进制程序下载到 MSP 器件中，从而进行验证和调试。

**MSP-GANG 生产编程器** MSP Gang 编程器是一款 MSP430 或 MSP432 器件编程器，可同时多达八个完全相同的 MSP430 或 MSP432 闪存或 FRAM 器件进行编程。MSP Gang 编程器可使用标准的 RS-232 或 USB 连接与主机 PC 相连并提供灵活的编程选项，允许用户完全自定义流程。

## 8.4 文档支持

以下文档对 MSP430FR58xx MCU 进行了介绍。[www.ti.com.cn](http://www.ti.com.cn) 网站上提供了这些文档的副本。

### 接收文档更新通知

要接收文档更新通知（包括芯片勘误表），请转至 [ti.com.cn](http://ti.com.cn) 上您的器件对应的产品文件夹（关于产品文件夹的链接，请参见节 8.5）。请单击右上角的“通知我”按钮。点击注册后，即可收到产品信息更改每周摘要（如有）。有关更改的详细信息，请查阅已修订文档的修订历史记录。

### 勘误

**SLAZ461** 《MSP430FR5869 器件勘误表》。介绍功能规格的已知例外情况。

《MSP430FR5868 器件勘误表》 介绍功能规格的已知例外情况。

《MSP430FR5867 器件勘误表》 介绍功能规格的已知例外情况。

《MSP430FR58671 器件勘误表》 介绍功能规格的已知例外情况。

《MSP430FR5859 器件勘误表》 介绍功能规格的已知例外情况。

《MSP430FR5858 器件勘误表》 介绍功能规格的已知例外情况。

《MSP430FR5857 器件勘误表》 介绍功能规格的已知例外情况。

《MSP430FR5849 器件勘误表》 介绍功能规格的已知例外情况。

《MSP430FR5848 器件勘误表》 介绍功能规格的已知例外情况。

《MSP430FR5847 器件勘误表》 介绍功能规格的已知例外情况。

《MSP430FR58471 器件勘误表》 介绍功能规格的已知例外情况。

### 用户指南

《MSP430FR58xx、MSP430FR59xx 和 MSP430FR6xx 系列用户指南》 该器件系列提供的所有模块和外设的详细说明。

《MSP430 FRAM 器件引导加载程序 (BSL) 用户指南》 引导加载程序 (BSL，之前称为自举加载程序) 可在 MSP430 MCU 项目的开发和更新过程中对存储器进行编程。该程序可由使用串行协议发送命令的工具激活。BSL 支持用户控制 MSP430 的活动，可与个人计算机或其他设备进行数据交换。

《通过 JTAG 接口对 MSP430 进行编程》 此文档介绍了使用 JTAG 通信端口擦除、编程和验证基于 MSP430 闪存和 FRAM 的微控制器系列的存储器模块所需的功能。此外，该文档还介绍了如何编程所有 MSP430 器件上均具备的 JTAG 访问安全保险丝。此文档介绍了使用标准四线制 JTAG 接口和两线制 JTAG 接口（也称为 Spy-Bi-Wire (SBW)）的器件访问。

《MSP430 硬件工具用户指南》 此手册介绍了 TI MSP-FET430 闪存仿真工具 (FET) 的硬件。FET 是针对 MSP430 超低功耗微控制器的程序开发工具。文中对提供的接口类型，即并行端口接口和 USB 接口进行了说明。



## 应用报告

**MSP430 FRAM 技术 – 操作方法和最佳实践** FRAM 采用非易失性存储器技术，行为与 SRAM 类似，支持大量新应用的同时，还改变了固件的设计方式。该应用程序报告从嵌入式软件开发方面概述了 FRAM 技术在 MSP430 中的使用方法和最佳实践。其中介绍了如何按照应用程序特定的代码、常量、数据空间要求实施存储器布局以及如何使用 FRAM 优化应用程序的能耗。

《**MSP430 32kHz 晶体振荡器**》 选择合适的晶体、正确的负载电路和适当的电路板布局是实现稳定的晶体振荡器的关键。该应用报告总结了晶体振荡器的功能，介绍了用于选择合适的晶体以实现 MSP430 超低功耗运行的参数。此外，还给出了正确电路板布局的提示和示例。此外，为了确保振荡器在大规模生产后能够稳定运行，还可能需要进行一些振荡器测试，该文档中提供了有关这些测试的详细信息。

《**MSP430 系统级 ESD 注意事项**》 随着硅晶技术向更低电压方向发展以及设计具有成本效益的超低功耗组件的需求的出现，系统级 ESD 要求变得越来越苛刻。该应用报告介绍了三个不同的 ESD 主题，旨在帮助电路板设计人员和 OEM 理解并设计出稳健耐用的系统级设计。

## 8.5 相关链接

表 8-2 列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件，以及申请样片或购买产品的快速链接。

表 8-2. 相关链接

| 器件            | 产品文件夹                 | 立即订购                  | 技术文档                  | 工具与软件                 | 支持和社区                 |
|---------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| MSP430FR5869  | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR5868  | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR5867  | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR58671 | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR5859  | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR5858  | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR5857  | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR5849  | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR5848  | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR5847  | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |
| MSP430FR58471 | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> | <a href="#">请单击此处</a> |

## 8.6 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参见 TI 的《使用条款》。

### TI E2E™ 社区

TI 的工程师交流 (E2E) 社区。此社区的创建目的是为了促进工程师之间协作。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以提问、共享知识、拓展思路，在同领域工程师的帮助下解决问题。

### TI 嵌入式处理器维基网页

德州仪器 (TI) 嵌入式处理器维基网页。此网站的建立是为了帮助开发人员熟悉德州仪器 (TI) 的嵌入式处理器，并且也为了促进与这些器件相关的硬件和软件的总体知识的创新和增长。

## 8.7 商标

EnergyTrace++, MSP430, EnergyTrace, LaunchPad, MSP430Ware, ULP Advisor, 适用于 MSP 微控制器的 Code Composer Studio, E2E are trademarks of Texas Instruments.  
Microsoft is a registered trademark of Microsoft Corporation.  
All other trademarks are the property of their respective owners.

## 8.8 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 8.9 出口管制提示

接收方同意：如果美国或其他适用法律限制或禁止将通过非披露义务的披露方获得的任何产品或技术数据（其中包括软件）（见美国、欧盟和其他出口管理条例之定义）、或者其他适用国家条例限制的任何受管制产品或此项技术的任何直接产品出口或再出口至任何目的地，那么在没有事先获得美国商务部和其他相关政府机构授权的情况下，接收方不得在知情的情况下，以直接或间接的方式将其出口。

## 8.10 术语表

**TI 术语表** 这份术语表列出并解释术语、缩写和定义。

## 9 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。



## PACKAGING INFORMATION

| Orderable part number              | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|------------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| M430FR5848IRHATG4                  | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5848              |
| M430FR5848IRHATG4.A                | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5848              |
| <a href="#">MSP430FR58471IRHAR</a> | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR58471             |
| MSP430FR58471IRHAR.A               | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR58471             |
| <a href="#">MSP430FR58471IRHAT</a> | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR58471             |
| MSP430FR58471IRHAT.A               | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR58471             |
| <a href="#">MSP430FR5847IDA</a>    | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5847              |
| MSP430FR5847IDA.A                  | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5847              |
| <a href="#">MSP430FR5847IDAR</a>   | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5847              |
| MSP430FR5847IDAR.A                 | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5847              |
| <a href="#">MSP430FR5847IRHAR</a>  | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5847              |
| MSP430FR5847IRHAR.A                | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5847              |
| <a href="#">MSP430FR5847IRHAT</a>  | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5847              |
| MSP430FR5847IRHAT.A                | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5847              |
| <a href="#">MSP430FR5848IDA</a>    | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5848              |
| MSP430FR5848IDA.A                  | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5848              |
| <a href="#">MSP430FR5848IDAR</a>   | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5848              |
| MSP430FR5848IDAR.A                 | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5848              |
| <a href="#">MSP430FR5848IRHAR</a>  | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5848              |
| MSP430FR5848IRHAR.A                | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5848              |
| <a href="#">MSP430FR5848IRHAT</a>  | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5848              |
| MSP430FR5848IRHAT.A                | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5848              |
| <a href="#">MSP430FR5849IDA</a>    | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5849              |
| MSP430FR5849IDA.A                  | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5849              |
| <a href="#">MSP430FR5849IDAR</a>   | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5849              |
| MSP430FR5849IDAR.A                 | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5849              |
| <a href="#">MSP430FR5849IRHAR</a>  | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5849              |
| MSP430FR5849IRHAR.A                | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5849              |
| <a href="#">MSP430FR5849IRHAT</a>  | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5849              |

| Orderable part number              | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|------------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| MSP430FR5849IRHAT.A                | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5849              |
| <a href="#">MSP430FR5857IDA</a>    | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5857              |
| MSP430FR5857IDA.A                  | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5857              |
| <a href="#">MSP430FR5857IDAR</a>   | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5857              |
| MSP430FR5857IDAR.A                 | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5857              |
| <a href="#">MSP430FR5857IRHAR</a>  | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5857              |
| MSP430FR5857IRHAR.A                | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5857              |
| <a href="#">MSP430FR5857IRHAT</a>  | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5857              |
| MSP430FR5857IRHAT.A                | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5857              |
| <a href="#">MSP430FR5858IDA</a>    | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5858              |
| MSP430FR5858IDA.A                  | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5858              |
| <a href="#">MSP430FR5858IDAR</a>   | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5858              |
| MSP430FR5858IDAR.A                 | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5858              |
| <a href="#">MSP430FR5858IRHAR</a>  | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5858              |
| MSP430FR5858IRHAR.A                | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5858              |
| <a href="#">MSP430FR5858IRHAT</a>  | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5858              |
| MSP430FR5858IRHAT.A                | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5858              |
| <a href="#">MSP430FR5859IDA</a>    | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5859              |
| MSP430FR5859IDA.A                  | Active        | Production           | TSSOP (DA)   38 | 40   TUBE             | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5859              |
| <a href="#">MSP430FR5859IDAR</a>   | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5859              |
| MSP430FR5859IDAR.A                 | Active        | Production           | TSSOP (DA)   38 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5859              |
| <a href="#">MSP430FR5859IRHAR</a>  | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5859              |
| MSP430FR5859IRHAR.A                | Active        | Production           | VQFN (RHA)   40 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5859              |
| <a href="#">MSP430FR5859IRHAT</a>  | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5859              |
| MSP430FR5859IRHAT.A                | Active        | Production           | VQFN (RHA)   40 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5859              |
| <a href="#">MSP430FR58671IRGZR</a> | Active        | Production           | VQFN (RGZ)   48 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR58671             |
| MSP430FR58671IRGZR.A               | Active        | Production           | VQFN (RGZ)   48 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR58671             |
| <a href="#">MSP430FR58671IRGZT</a> | Active        | Production           | VQFN (RGZ)   48 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR58671             |
| MSP430FR58671IRGZT.A               | Active        | Production           | VQFN (RGZ)   48 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR58671             |
| <a href="#">MSP430FR5867IRGZR</a>  | Active        | Production           | VQFN (RGZ)   48 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5867              |
| MSP430FR5867IRGZR.A                | Active        | Production           | VQFN (RGZ)   48 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5867              |

| Orderable part number             | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|-----------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">MSP430FR5867IRGZT</a> | Active        | Production           | VQFN (RGZ)   48 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5867              |
| MSP430FR5867IRGZT.A               | Active        | Production           | VQFN (RGZ)   48 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5867              |
| <a href="#">MSP430FR5868IRGZR</a> | Active        | Production           | VQFN (RGZ)   48 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5868              |
| MSP430FR5868IRGZR.A               | Active        | Production           | VQFN (RGZ)   48 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5868              |
| <a href="#">MSP430FR5868IRGZT</a> | Active        | Production           | VQFN (RGZ)   48 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5868              |
| MSP430FR5868IRGZT.A               | Active        | Production           | VQFN (RGZ)   48 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5868              |
| <a href="#">MSP430FR5869IRGZR</a> | Active        | Production           | VQFN (RGZ)   48 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5869              |
| MSP430FR5869IRGZR.A               | Active        | Production           | VQFN (RGZ)   48 | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5869              |
| <a href="#">MSP430FR5869IRGZT</a> | Active        | Production           | VQFN (RGZ)   48 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5869              |
| MSP430FR5869IRGZT.A               | Active        | Production           | VQFN (RGZ)   48 | 250   SMALL T&R       | Yes         | NIPDAU                               | Level-3-260C-168 HR               | -40 to 85    | FR5869              |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| M430FR5848IRHATG4  | VQFN         | RHA             | 40   | 250  | 180.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR58471IRHAR | VQFN         | RHA             | 40   | 2500 | 330.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR58471IRHAT | VQFN         | RHA             | 40   | 250  | 180.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5847IDAR   | TSSOP        | DA              | 38   | 2000 | 330.0              | 24.4               | 8.6     | 13.0    | 1.8     | 12.0    | 24.0   | Q1            |
| MSP430FR5847IRHAR  | VQFN         | RHA             | 40   | 2500 | 330.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5847IRHAT  | VQFN         | RHA             | 40   | 250  | 180.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5848IDAR   | TSSOP        | DA              | 38   | 2000 | 330.0              | 24.4               | 8.6     | 13.0    | 1.8     | 12.0    | 24.0   | Q1            |
| MSP430FR5848IRHAR  | VQFN         | RHA             | 40   | 2500 | 330.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5848IRHAT  | VQFN         | RHA             | 40   | 250  | 180.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5849IDAR   | TSSOP        | DA              | 38   | 2000 | 330.0              | 24.4               | 8.6     | 13.0    | 1.8     | 12.0    | 24.0   | Q1            |
| MSP430FR5849IRHAR  | VQFN         | RHA             | 40   | 2500 | 330.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5849IRHAT  | VQFN         | RHA             | 40   | 250  | 180.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5857IDAR   | TSSOP        | DA              | 38   | 2000 | 330.0              | 24.4               | 8.6     | 13.0    | 1.8     | 12.0    | 24.0   | Q1            |
| MSP430FR5857IRHAR  | VQFN         | RHA             | 40   | 2500 | 330.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5857IRHAT  | VQFN         | RHA             | 40   | 250  | 180.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5858IDAR   | TSSOP        | DA              | 38   | 2000 | 330.0              | 24.4               | 8.6     | 13.0    | 1.8     | 12.0    | 24.0   | Q1            |

| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| MSP430FR5858IRHAR  | VQFN         | RHA             | 40   | 2500 | 330.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5858IRHAT  | VQFN         | RHA             | 40   | 250  | 180.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5859IDAR   | TSSOP        | DA              | 38   | 2000 | 330.0              | 24.4               | 8.6     | 13.0    | 1.8     | 12.0    | 24.0   | Q1            |
| MSP430FR5859IRHAR  | VQFN         | RHA             | 40   | 2500 | 330.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5859IRHAT  | VQFN         | RHA             | 40   | 250  | 180.0              | 16.4               | 6.3     | 6.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR58671IRGZR | VQFN         | RGZ             | 48   | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR58671IRGZR | VQFN         | RGZ             | 48   | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR58671IRGZT | VQFN         | RGZ             | 48   | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR58671IRGZT | VQFN         | RGZ             | 48   | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5867IRGZR  | VQFN         | RGZ             | 48   | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5867IRGZR  | VQFN         | RGZ             | 48   | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5867IRGZT  | VQFN         | RGZ             | 48   | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5867IRGZT  | VQFN         | RGZ             | 48   | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5868IRGZR  | VQFN         | RGZ             | 48   | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5868IRGZR  | VQFN         | RGZ             | 48   | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5868IRGZT  | VQFN         | RGZ             | 48   | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5868IRGZT  | VQFN         | RGZ             | 48   | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5869IRGZR  | VQFN         | RGZ             | 48   | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5869IRGZR  | VQFN         | RGZ             | 48   | 2500 | 330.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5869IRGZT  | VQFN         | RGZ             | 48   | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |
| MSP430FR5869IRGZT  | VQFN         | RGZ             | 48   | 250  | 180.0              | 16.4               | 7.3     | 7.3     | 1.1     | 12.0    | 16.0   | Q2            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| M430FR5848IRHATG4  | VQFN         | RHA             | 40   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR58471IRHAR | VQFN         | RHA             | 40   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR58471IRHAT | VQFN         | RHA             | 40   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5847IDAR   | TSSOP        | DA              | 38   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR5847IRHAR  | VQFN         | RHA             | 40   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR5847IRHAT  | VQFN         | RHA             | 40   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5848IDAR   | TSSOP        | DA              | 38   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR5848IRHAR  | VQFN         | RHA             | 40   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR5848IRHAT  | VQFN         | RHA             | 40   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5849IDAR   | TSSOP        | DA              | 38   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR5849IRHAR  | VQFN         | RHA             | 40   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR5849IRHAT  | VQFN         | RHA             | 40   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5857IDAR   | TSSOP        | DA              | 38   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR5857IRHAR  | VQFN         | RHA             | 40   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR5857IRHAT  | VQFN         | RHA             | 40   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5858IDAR   | TSSOP        | DA              | 38   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR5858IRHAR  | VQFN         | RHA             | 40   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR5858IRHAT  | VQFN         | RHA             | 40   | 250  | 210.0       | 185.0      | 35.0        |


| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430FR5859IDAR   | TSSOP        | DA              | 38   | 2000 | 350.0       | 350.0      | 43.0        |
| MSP430FR5859IRHAR  | VQFN         | RHA             | 40   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR5859IRHAT  | VQFN         | RHA             | 40   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR58671IRGZR | VQFN         | RGZ             | 48   | 2500 | 367.0       | 367.0      | 35.0        |
| MSP430FR58671IRGZR | VQFN         | RGZ             | 48   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR58671IRGZT | VQFN         | RGZ             | 48   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR58671IRGZT | VQFN         | RGZ             | 48   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5867IRGZR  | VQFN         | RGZ             | 48   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR5867IRGZR  | VQFN         | RGZ             | 48   | 2500 | 367.0       | 367.0      | 35.0        |
| MSP430FR5867IRGZT  | VQFN         | RGZ             | 48   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5867IRGZT  | VQFN         | RGZ             | 48   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5868IRGZR  | VQFN         | RGZ             | 48   | 2500 | 367.0       | 367.0      | 35.0        |
| MSP430FR5868IRGZR  | VQFN         | RGZ             | 48   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR5868IRGZT  | VQFN         | RGZ             | 48   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5868IRGZT  | VQFN         | RGZ             | 48   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5869IRGZR  | VQFN         | RGZ             | 48   | 2500 | 367.0       | 367.0      | 38.0        |
| MSP430FR5869IRGZR  | VQFN         | RGZ             | 48   | 2500 | 367.0       | 367.0      | 35.0        |
| MSP430FR5869IRGZT  | VQFN         | RGZ             | 48   | 250  | 210.0       | 185.0      | 35.0        |
| MSP430FR5869IRGZT  | VQFN         | RGZ             | 48   | 250  | 210.0       | 185.0      | 35.0        |



DA (R-PDSO-G\*\*)

38 PIN SHOWN


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-153, except 30 pin body length.

DA (R-PDSO-G38)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - D. Contact the board fabrication site for recommended soldermask tolerances.

## GENERIC PACKAGE VIEW


**RHA 40**

**VQFN - 1 mm max height**

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




## GENERIC PACKAGE VIEW

**RGZ 48**

**VQFN - 1 mm max height**

7 x 7, 0.5 mm pitch


PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4224671/A


RGZ0048B



## PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4218795/B 02/2017

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RGZ0048B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**LAND PATTERN EXAMPLE**  
EXPOSED METAL SHOWN  
SCALE:12X



**SOLDER MASK DETAILS**

4218795/B 02/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGZ0048B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



## SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 49  
73% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:12X

4218795/B 02/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月