











LMZ14202

ZHCS553J-JANUARY 2010-REVISED OCTOBER 2015

# LMZ14202 采用带引线 SMT-TO 封装的 SIMPLE SWITCHER® 6V 至 42V、2A 电源模块

## 特性

- 集成隔离电感
- 简单的印刷电路板 (PCB) 布局
- 使用外部软启动和精密使能实现灵活启动排序
- 针对浪涌电流以及输入欠压锁定 (UVLO) 和输出短 路等故障提供保护
- 结温范围: -40°C 至 125°C
- 用于简单装配和制造的单个外露垫和标准引脚分配
- 针对现场可编程门阵列 (FPGA) 和特定用途集成电 路 (ASIC) 供电的快速瞬态响应
- 低输出电压纹波
- 引脚到引脚兼容的系列器件:
  - LMZ14203/2/1 (最大值 42V; 3A、2A 和 1A)
  - LMZ12003/2/1(最大值 20V: 3A、2A 和 1A)
- 针对 WEBENCH® 电源设计工具完全启用
- 电气规范
  - 总输出功率最高可达 12W
  - 输出电流高达 2A
  - 输入电压范围: 6V 至 42V
  - 输出电压范围: 0.8V 至 6V
  - 效率高达 90%
- 性能优势
  - 在较高环境温度下运行不会降低耐热额定值
  - 高效率有效减少了系统产生的热量
  - 通过低辐射 (EMI) 测试标准 EN55022 B 类
  - 外部组件数较少

## 2 应用

- 12V 和 24V 输入电源轨的负载点转换
- 时间要求严格的项目
- 空间受限类和高散热应用的易用型7引脚封装 PFM 7 引脚封装
- 负输出电压应用 (请见 AN-2027SNVA425)

## 3 说明

LMZ14202 SIMPLE SWITCHER® 电源模块是一款易 用型降压 DC-DC 解决方案,能够驱动高达 2A 的负载 并且拥有出色的电源转换效率、线路和负载调节性能以 及输出精度。 LMZ14202 采用创新型封装, 可提高散 热性能并支持手工或机器焊接。

LMZ14202 的输入电压轨范围为 6V 和 42V, 提供的高 精度可调节输出电压低至 0.8V。LMZ14202 仅需三个 外部电阻和四个外部电容即可完善电源解决方案。


LMZ14202 的设计可靠而稳健,并且具有以下保护特 性: 热关断、输入欠压锁定、输出过压保护、短路保 护、输出限流以及预偏置输出的启动功能。 单个电阻 最高可将开关频率调节至 1MHz。

## 器件信息(1)(2)


器件型号	封装	封装尺寸(标称值)
LMZ14202	TO-PMOD (7)	10.16mm × 9.85mm

- (1) 如需了解所有可用封装,请参见数据表末尾的可订购产品附
- (2) 峰值回流温度等于 245°C。 更多详细信息, 请参见 SNAA214。

### 25°C、输入电压为 12V 时的效率



## 简化应用电路原理图





目录		
	8	App

1 2	应用	i	8	<b>Appl</b> 8.1 8.2	Appl
3 4			9	Powe	٠.
5		D文记录	10	Layo	
6		cifications		10.1	Lay
	6.1	Absolute Maximum Ratings3		10.2	Lay
	6.2	ESD Ratings 3		10.3	
	6.3	Recommended Operating Conditions4			Requ
	6.4	Thermal Information4		10.4	
	6.5	Electrical Characteristics4	11	器件	和文
	6.6	Typical Characteristics		11.1	器作
7	Deta	ailed Description11		11.2	文档
•	7.1	-		11.3	社▷
		Overview		11.4	商材
	7.2	Functional Block Diagram 11		11.5	静日
	7.3	Feature Description11		11.6	Glo
	7.4	Device Functional Modes 13	40		
			12	机械	、封

8	Appli	ication and Implementation	. 14
	8.1	Application Information	. 14
	8.2	Typical Application	. 14
9	Powe	er Supply Recommendations	. 21
10	Layo	out	. 21
	10.1	Layout Guidelines	. 21
	10.2	Layout Example	. 22
		Power Dissipation and Board Thermal	
	F	Requirements	. 23
	10.4	Power Module SMT Guidelines	. 23
11	器件	和文档支持	. 25
	11.1	器件支持	. 25
	11.2	文档支持	. 25
	11.3	社区资源	. 25
	11.4	商标	. 25
	11.5	静电放电警告	. 25
	11.6	Glossary	. 25
12	扣械	封装和可订购信息	25


## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

# 



# 5 Pin Configuration and Functions



### **Pin Functions**

Р	IN	TVDE	DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
EN	3	Analog	Enable. Input to the precision enable comparator. Rising threshold is 1.18 V nominal, 90 mV hysteresis nominal. Maximum recommended input level is 6.5 V.
FB	6	Analog	Feedback. nternally connected to the regulation, overvoltage, and short-circuit comparators. The regulation reference point is 0.8 V at this input pin. Connected the feedback resistor divider between the output and ground to set the output voltage.
GND	4	Ground	Ground. Reference point for all stated voltages. Must be externally connected to thermal pad.
RON	2	Analog	ON-time resistor. An external resistor between this pin and the VIN pin sets the ON-time of the application. Typical values range from 25 k $\Omega$ to 124 k $\Omega$ .
SS	5	Analog	Soft-start. An internal 8-µA current source charges an external capacitor to produce the soft-start function. This node is discharged at 200 µA during disable, over-current, thermal shutdown and internal UVLO conditions.
VIN	1	Power	Supply input. Nominal operating range is 6 V to 42 V . A small amount of internal capacitance is contained within the package assembly. Additional external input capacitance is required between this pin and exposed pad.
VOUT	7	Power	Output voltage. Output from the internal inductor. Connect the output capacitor between this pin and exposed pad.
Thermal pa	d	Ground	Exposed Pad — Internally connected to pin 4. Used to dissipate heat from the package during operation. Must be electrically connected to pin 4 external to the package.

# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
	VIN, RON to GND	-0.3	43.5	V
	EN, FB, SS to GND	-0.3	7	V
TJ	Junction temperature		150	°C
	Peak reflow case temperature (30 s)		245	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> For soldering specifications, refer to the following document: www.ti.com/lit/snoa549c



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IN}$	Input voltage	6	42	V
EN	Enable voltage	0	6.5	V
TJ	Junction temperature	-40	125	°C

### 6.4 Thermal Information

			LMZ14202	
	THERI	MAL METRIC <sup>(1)</sup>	NDW (TO-PMOD)	UNIT
			7 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal	4-layer JEDEC Printed circuit board, 100 vias, No air flow	19.3	°C/W
0071	resistance	2-layer JEDEC Printed circuit board, No air flow	21.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	No air flow	1.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

Limits in standard type are for  $T_J = 25^{\circ}\text{C}$  only; limits in boldface type apply over the junction temperature  $(T_J)$  range of  $-40^{\circ}\text{C}$  to +125°C. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{VIN} = 24 \text{ V}$ ,  $V_{VOLIT} = 3.3 \text{ V}$ 

	PARAMETER	TES	T CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
ENABLE	CONTROL <sup>(3)</sup>						
	ENI de control de la color de	M. State a			1.18		V
$V_{EN}$	EN threshold trip point	V <sub>EN</sub> rising	-40°C ≤ T <sub>J</sub> ≤ 125°C	1.1		1.25	
V <sub>EN-HYS</sub>	EN threshold hysteresis	V <sub>EN</sub> falling	l		90		mV
SOFT-ST	ART	,		, i			
					8		μΑ
I <sub>SS</sub>	SS source current	$V_{SS} = 0 V$	-40°C ≤ T <sub>J</sub> ≤ 125°C	5		11	
I <sub>SS-DIS</sub>	SS discharge current				-200		μΑ
CURREN	T LIMIT	,		, i			
	One of Paris the art hald	1			2.6		Α
I <sub>CL</sub>	Current limit threshold	d.c. average	-40°C ≤ T <sub>J</sub> ≤ 125°C	2.3		3.65	
ON/OFF	ΓIMER			<u>,                                      </u>			
t <sub>ON-MIN</sub>	ON timer minimum pulse width				150		ns
t <sub>OFF</sub>	OFF timer pulse width				260		ns
REGULA	TION AND OVERVOLTAGE COM	IPARATOR					
		V . 00V I . 0 A			0.795		V
$V_{FB}$	In-regulation feedback voltage	$V_{SS} > 0.8 \text{ V}, I_{O} = 2 \text{ A}$	-40°C ≤ T <sub>J</sub> ≤ 125°C	0.775		0.815	V
		V <sub>SS</sub> >+ 0.8 V, I <sub>O</sub> = 10 I	mA	0.786	0.802	0.818	V
V <sub>FB-OV</sub>	Feedback over-voltage protection threshold				0.92		V
I <sub>FB</sub>	Feedback input bias current				5		nA

<sup>(1)</sup> Minimum and maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

<sup>(2)</sup> Typical numbers are at 25°C and represent the most likely parametric norm.

<sup>(3)</sup> EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007. See AN-2024 LMZ1420x / LMZ1200x Evaluation Board (SNVA422) and layout for information on device under test.




## **Electrical Characteristics (continued)**

Limits in standard type are for  $T_J$  = 25°C only; limits in boldface type apply over the junction temperature ( $T_J$ ) range of -40°C to +125°C. Minimum and maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{VIN}$  = 24 V,  $V_{VOUT}$  = 3.3 V


	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup> TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
IQ	Non-switching input current	V <sub>FB</sub> = 0.86 V	1		mΑ
I <sub>SD</sub>	Shutdown quiescent current	V <sub>EN</sub> = 0 V	25		μΑ
THERMAL	CHARACTERISTICS				
T <sub>SD</sub>	Thermal shutdown	Rising	165		°C
T <sub>SD-HYST</sub>	Thermal shutdown hysteresis	Falling	15		°C
PERFORM	ANCE PARAMETERS				
$\Delta V_{O}$	Output voltage ripple		8		$mV_{P-P}$
$\Delta V_{O}/\Delta V_{IN}$	Line regulation	12 V ≤ V <sub>VIN</sub> ≤ 42 V, I <sub>O</sub> = 2 A	0.01%		
$\Delta V_O / I_{OUT}$	Load regulation	V <sub>VIN</sub> = 24 V	1.5		mV/A
_	T#:sissa	V <sub>VIN</sub> = 24 V, V <sub>O</sub> = 3.3 V, I <sub>O</sub> = 1 A	86%		
η	Efficiency	V <sub>VIN</sub> = 24 V, V <sub>O</sub> = 3.3 V, I <sub>O</sub> = 2 A	85%		




## 6.6 Typical Characteristics
























## 7 Detailed Description

#### 7.1 Overview

The LMZ14202 is a step-down DC-to-DC power module. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2 A.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Constant On-Time Control (COT) Circuit Overview

Constant on-time control (COT) control is based on a comparator and an ON-time one-shot, with the output voltage feedback compared with an internal 0.8-V reference. If the feedback voltage is below the reference, the main MOSFET is turned on for a fixed ON-time determined by a programming resistor  $R_{DS(on)}$ .  $R_{DS(on)}$  is connected to  $V_{IN}$  such that ON-time is reduced with increasing input supply voltage. Following this ON-time, the main MOSFET remains off for a minimum of 260 ns. If the voltage on the feedback pin falls below the reference level again the ON-time cycle is repeated. Regulation is achieved in this manner.

### 7.3.2 Output Overvoltage Comparator

The voltage at FB is compared to a 0.92-V internal reference. If FB rises above 0.92 V the ON-time is immediately terminated. This condition is known as over-voltage protection (OVP). It can occur if the input voltage is increased very suddenly or if the output load is decreased very suddenly. Once OVP is activated, the top MOSFET ON-times are inhibited until the condition clears. Additionally, the synchronous MOSFET remains on until the inductor current falls to zero.



### **Feature Description (continued)**

#### 7.3.3 Current Limit

Current limit detection is carried out during the OFF-time by monitoring the current in the synchronous MOSFET. Referring to the *Functional Block Diagram*, when the top MOSFET is turned off, the inductor current flows through the load, the PGND pin and the internal synchronous MOSFET. If this current exceeds 2.6 A (typical) the current limit comparator disables the start of the next ON-time period. The next switching cycle occurs only if the FB input is less than 0.8 V and the inductor current has decreased below 2.6 A. Inductor current is monitored during the period of time the synchronous MOSFET is conducting. While the inductor current exceeds 2.6 A, further ON-time intervals for the top MOSFET do not occur. Switching frequency is lower during current limit due to the longer OFF-time.

#### NOTE

Current limit is dependent on both duty cycle and temperature as illustrated in the graphs in *Typical Characteristics* section.

#### 7.3.4 Thermal Protection

Do not allow the junction temperature of the LMZ14202 device to exceed its maximum ratings. Thermal protection is implemented by an internal thermal shutdown circuit which activates at 165 °C (typical) causing the device to enter a low power standby state. In this state the main MOSFET remains off causing  $V_O$  to fall, and additionally the CSS capacitor is discharged to ground. Thermal protection helps prevent catastrophic failures for accidental device overheating. When the junction temperature returns to below 145 °C (typical hysteresis = 20 °C) the SS pin is released,  $V_O$  rises smoothly, and normal operation resumes.

Applications requiring maximum output current especially those at high input voltage may require application derating at elevated temperatures.

#### 7.3.5 Zero Coil Current Detection

The current of the lower (synchronous) MOSFET is monitored by a zero coil current detection circuit which inhibits the synchronous MOSFET when its current reaches zero until the next ON-time. This circuit enables the DCM operating mode, which improves efficiency at light loads.

#### 7.3.6 Prebiased Start-Up

The LMZ14202 starts up into a pre-biased output. This startup situation is common in multiple rail logic applications where current paths may exist between different power rails during the startup sequence. Figure 31 is a scope capture that shows proper behavior during this event.




Figure 31. Prebiased Start-Up



#### 7.4 Device Functional Modes

#### 7.4.1 Discontinuous Conduction and Continuous Conduction Modes

At light-load, the regulator operates in discontinuous conduction mode (DCM). With load currents above the critical conduction point, it operates in continuous conduction mode (CCM). When operating in DCM the switching cycle begins at zero amps inductor current; increases up to a peak value, and then recedes back to zero before the end of the OFF-time. During the period of time that inductor current is zero, all load current is supplied by the output capacitor. The next ON-time period starts when the voltage on the FB pin falls below the internal reference. The switching frequency is lower in DCM and varies more with load current as compared to CCM. Conversion efficiency in DCM is maintained because conduction and switching losses are reduced with the smaller load and lower switching frequency.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Validate and test the design implementation to confirm system functionality.

## 8.1 Application Information

The LMZ14202 is a step-down DC-to-DC power module. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2 A. The following design procedure can be used to select components for the LMZ14202. Alternately, the WEBENCH software may be used to generate complete designs.

WEBENCH software uses an iterative design procedure and accesses comprehensive databases of components. For more details, go to www.ti.com/WEBENCH.

## 8.2 Typical Application




Figure 32. Evaluation Board Schematic Diagram

#### 8.2.1 Design Requirements

For this example the following application parameters exist.

- V<sub>IN</sub> range: up to 42 V
- $V_{OUT} = 0.8 \text{ V to 5 V}$
- I<sub>OUT</sub> = 2 A

Refer to Table 2 for more information.



Table 1. Component Value Combinations
---------------------------------------

VOLIT (V)	R <sub>FBT</sub> (kΩ)	D (140)	D (140)	VIN (V)				
VOUT (V)	T (V) $R_{FBT}$ (k $\Omega$ ) $R_{FBB}$ (k $\Omega$ )	$R_{DS(on)}$ (k $\Omega$ )	MIN	MAX				
5	5.62		100	7.5	42			
3.3	3.32	1.07	61.9		42			
2.5	2.26		47.5		30			
1.8	1.87		32.4	6	25			
1.5	1	1.13	28	6	21			
1.2	4.22	8.45	22.6		19			
0.8	0	39.2	24.9		18			

**Table 2. List of Materials** 

REF DES	DESCRIPTION	SIZE	MANUFACTURER	PART NUMBER
U1	SIMPLE SWITCHER	PFM-7	Texas Instruments	LMZ14202TZ
C <sub>IN1</sub>	1 μF, 50 V, X7R	1206	Taiyo Yuden	UMK316B7105KL-T
C <sub>IN2</sub>	10 μF, 50 V, X7R	1210	Taiyo Yuden	UMK325BJ106MM-T
C <sub>O1</sub>	1 μF, 50 V, X7R	1206	Taiyo Yuden	UMK316B7105KL-T
C <sub>O2</sub>	100 μF, 6.3 V, X7R	1210	Taiyo Yuden	JMK325BJ107MM-T
R <sub>FBT</sub>	3.32 kΩ	0603	Vishay Dale	CRCW06033K32FKEA
R <sub>FBB</sub>	1.07 kΩ	0603	Vishay Dale	CRCW06031K07FKEA
R <sub>DS(on)</sub>	61.9 kΩ	0603	Vishay Dale	CRCW060361k9FKEA
R <sub>ENT</sub>	68.1 kΩ	0603	Vishay Dale	CRCW060368k1FKEA
R <sub>ENB</sub>	11.8 kΩ	0603	Vishay Dale	CRCW060311k8FKEA
$C_{FF}$	22 nF, ±10%, X7R, 16 V	0603	TDK	C1608X7R1H223K
C <sub>SS</sub>	22 nF, ±10%, X7R, 16 V	0603	TDK	C1608X7R1H223K

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Design Steps for the LMZ14202 Application

The LMZ14202 is fully supported by WEBENCH and offers the following: Component selection, electrical and thermal simulations as well as the build-it board for a reduction in design time. The following list of steps can be used to manually design the LMZ14202 application.

- 1. Select minimum operating V<sub>IN</sub> with enable divider resistors
- 2. Program V<sub>O</sub> with divider resistor selection
- 3. Program turnon time with soft-start capacitor selection
- 4. Select Co
- 5. Select C<sub>IN</sub>
- 6. Set operating frequency with R<sub>DS(on)</sub>
- 7. Determine module dissipation
- 8. Carefully consider thermal performance required when designing the PCB layout

## 8.2.2.1.1 Enable Divider, $R_{ENT}$ and $R_{ENB}$ Selection

The enable input provides a precise, 1.18-V band-gap rising threshold to allow direct logic drive or connection to a voltage divider from a higher enable voltage such as  $V_{IN}$ . The enable input also incorporates 90 mV (typical) of hysteresis resulting in a falling threshold of 1.09 V. The maximum recommended voltage into the EN pin is 6.5 V. For applications where the midpoint of the enable divider exceeds 6.5 V, a small Zener diode can be added to limit this voltage.



The function of this resistive divider is to allow the designer to choose an input voltage below which the circuit becomes disabled. This implements the feature of programmable undervoltage lockout. This is often used in battery powered systems to prevent deep discharge of the system battery. It is also useful in system designs for sequencing of output rails or to prevent early turnon of the supply as the main input voltage rail rises at power-up. Applying the enable divider to the main input rail is often done in the case of higher input voltage systems such as 24-V AC/DC systems where a lower boundary of operation must be established. In the case of sequencing supplies, the divider is connected to a rail that becomes active earlier in the power-up cycle than the LMZ14202 output rail. Choose the two resistors based on Equation 1.

$$R_{ENT} / R_{ENB} = (V_{IN \ UVLO} / 1.18 \ V) - 1$$
 (1)

The LMZ14202 demonstration and evaluation boards use 11.8 k $\Omega$  for R<sub>ENB</sub> and 68.1 k $\Omega$  for R<sub>ENT</sub> resulting in a rising UVLO of 8 V. This divider presents 6.25 V to the EN input when the divider input is raised to 42 V.

The EN pin is internally pulled up to VIN and can be left floating for always-on operation.

### 8.2.2.1.2 Output Voltage Selection

Output voltage is determined by a divider of two resistors connected between  $V_O$  and ground. The midpoint of the divider is connected to the FB input. The voltage at FB is compared to a 0.8-V internal reference. In normal operation an ON-time cycle is initiated when the voltage on the FB pin falls below 0.8 V. The main MOSFET ON-time cycle causes the output voltage to rise and the voltage at the FB to exceed 0.8 V. As long as the voltage at FB is above 0.8 V, ON-time cycles does not occur.

The regulated output voltage determined by the external divider resistors R<sub>FBT</sub> and R<sub>FBB</sub> is:

$$V_{O} = 0.8 \text{ V} \times (1 + R_{FBT} / R_{FBB})$$
 (2)

Rearranging terms; the ratio of the feedback resistors for a desired output voltage is:

$$R_{FBT} / R_{FBB} = (V_O / 0.8 \text{ V}) - 1$$
 (3)

Choose these resistors from values between 1 k $\Omega$  and 10 k $\Omega$ .

For  $V_O = 0.8$  V the FB pin can be connected to the output directly so long as an output preload resistor remains that draws more than 20  $\mu$ A. Converter operation requires this minimum load to create a small inductor ripple current and maintain proper regulation when no load is present.

A feed-forward capacitor is placed in parallel with R<sub>FBT</sub> to improve load step transient response. Its value is usually determined experimentally by load stepping between DCM and CCM conduction modes and adjusting for best transient response and minimum output ripple.

A table of values for R<sub>FBT</sub>, R<sub>FBB</sub>, C<sub>FF</sub> and R<sub>DS(on)</sub> is included in the applications schematic.

#### 8.2.2.1.3 Soft-Start Capacitor Selection

Programmable soft-start permits the regulator to slowly ramp to its steady state operating point after being enabled, thereby reducing current inrush from the input supply and slowing the output voltage rise-time to prevent overshoot.

Upon turnon, after all UVLO conditions have been passed, an internal 8  $\mu$ A current source begins charging the external soft-start capacitor. The soft-start time duration to reach steady state operation is given by the formula:

$$t_{SS} = V_{REF} \times C_{SS} / I_{SS} = 0.8 \text{ V} \times C_{SS} / 8 \mu A \tag{4}$$

This equation can be rearranged as follows:

$$C_{SS} = t_{SS} \times 8 \,\mu\text{A} / 0.8 \,\text{V}$$
 (5)

Use of a 0.022-µF capacitor results in 2.2-ms soft-start duration which is recommended as a minimum value.

As the soft-start input exceeds 0.8 V the output of the power stage comes into regulation. The soft-start capacitor continues charging until it reaches approximately 3.8 V on the SS pin. Voltage levels between 0.8 V and 3.8 V have no effect on other circuit operation. The following conditions reset the soft-start capacitor by discharging the SS input to ground with an internal 200-µA current sink.

- · The enable input being pulled low
- Thermal shutdown condition
- Over-current fault
- Internal V<sub>CC</sub> UVLO (approximately 4-V input to V<sub>IN</sub>)



### 8.2.2.1.4 Co Selection

None of the required  $C_O$  output capacitance is contained within the module. At a minimum, the output capacitor must meet the worst-case minimum ripple current rating of  $0.5 \times I_{LR(P-P)}$ , as calculated in Equation 17 below. Beyond the worst-case minimum, additional capacitance reduces output ripple as long as the ESR is low enough to permit it. A minimum value of 10  $\mu$ F is generally required. Expect to experiment when designing an application to operate with a minimum value. Ceramic capacitors or other low ESR types are recommended. See *AN-2024 LMZ1420x / LMZ1200x Evaluation Board* (SNVA422) for more detail.

Equation 6 provides a good first-pass approximation of C<sub>O</sub> for load transient requirements:

$$C_O \ge I_{STEP} \times V_{FB} \times L \times V_{IN} / (4 \times V_O \times (V_{IN} - V_O) \times V_{OUT-TRAN})$$
(6)

Solving:

$$C_0 \ge 2 \text{ A} \times 0.8 \text{ V} \times 10 \text{ } \mu\text{H} \times 24 \text{ V} / (4 \times 3.3 \text{ V} \times (24 \text{ V} - 3.3 \text{ V}) \times 33 \text{ mV}) \ge 43 \text{ } \mu\text{F}$$
 (7)

The LMZ14202 demonstration and evaluation boards are populated with a 100-µF 6.3-V X5R output capacitor. Locations for extra output capacitors are provided. See See *AN-2024 LMZ1420x / LMZ1200x Evaluation Board* (SNVA422) for locations.

#### 8.2.2.1.5 Input Capacitance (C<sub>IN</sub>) Selection

The LMZ14202 module contains an internal 0.47-µF input ceramic capacitor. Additional input capacitance is required external to the module to handle the input ripple current of the application. This input capacitance must be very close to the module. Input capacitor selection is generally directed to satisfy the input ripple current requirements rather than by capacitance value. Worst-case input ripple current rating is dictated by Equation 8:

$$I_{CIN(rms)} \cong \frac{1}{2} \times I_{O} \times \sqrt{\frac{D}{1-D}}$$

where

• 
$$D \cong V_O / V_{IN}$$
 (8)

The worst-case ripple current occurs when the module is presented with full load current and when  $V_{IN} = (2 \times V_0)$ .

Recommended minimum input capacitance is 10-µF X7R ceramic with a voltage rating at least 25% higher than the maximum applied input voltage for the application. TI also recommends to pay attention to the voltage and temperature deratings of the capacitor selected.

#### **NOTE**

If the capacitor data sheet omits ripple current rating of the ceramic capacitors, contact the capacitor manufacturer to obtain this rating.

If the system design requires a certain minimum value of input ripple voltage  $\Delta V_{IN}$  be maintained then Equation 9 may be used.

$$C_{IN} \ge I_O \times D \times (1-D) / f_{SW-CCM} \times \Delta V_{IN}$$
(9)

If  $\Delta V_{IN}$  is 1% of  $V_{IN}$  for a 24V input to 3.3V output application this equals 240 mV and  $f_{SW}$  = 400 kHz.

$$C_{IN} \ge 2 \text{ A} \times 3.3 \text{ V} / 24 \text{V} \times (1 - 3.3 \text{ V} / 24 \text{ V}) / (400000 \times 0.240 \text{ V})$$

≥ 2.5 µF

Additional bulk capacitance with higher ESR may be required to damp any resonant effects of the input capacitance and parasitic inductance of the incoming supply lines.

#### 8.2.2.1.6 R<sub>DS(on)</sub> Resistor Selection

Many designs begin with a desired switching frequency in mind. For that purpose Equation 10 can be used.

$$f_{SW(CCM)} \cong V_O / (1.3 \times 10^{-10} \times R_{DS(pn)})$$
 (10)

This can be rearranged as

$$R_{DS(on)} \approx V_O / (1.3 \times 10^{-10} \times f_{SW(CCM)})$$
 (11)



The selection of RON and f<sub>SW(CCM)</sub> must be confined by limitations in the ON-time and OFF-time for the *Constant On-Time Control (COT) Circuit Overview* section.

The ON-time of the LMZ14202 timer is determined by the resistor  $R_{DS(on)}$  and the input voltage  $V_{IN}$ . It is calculated as follows:

$$t_{ON} = (1.3 \times 10^{-10} \times R_{DS(on)}) / V_{IN}$$
 (12)

The inverse relationship of  $t_{ON}$  and  $V_{IN}$  gives a nearly constant switching frequency as  $V_{IN}$  is varied. Select an  $R_{DS(on)}$  level to fascilitate an ON-time at maximum  $V_{IN}$  is greater than 150 ns. The ON-timer has a limiter to ensure a minimum of 150 ns for  $t_{ON}$ . This function imits the maximum operating frequency, which is governed by Equation 13:

$$f_{SW(max)} = V_O / (V_{IN(max)} \times 150 \text{ ns})$$
 (13)

Use Equation 14 to select R<sub>DS(on)</sub> a particular operating frequency while maintaining the minimum ON-time of 150 ns

$$R_{DS(on)} \ge V_{IN(max)} \times 150 \text{ ns} / (1.3 \times 10^{-10})$$
 (14)

If  $R_{DS(on)}$  calculated in Equation 11 is less than the minimum value determined in Equation 14, select a lower frequency. Alternatively,  $V_{IN(max)}$  can also be limited to keep the frequency unchanged.

#### NOTE

The minimum OFF-time of 260 ns limits the maximum duty ratio. Select a larger  $R_{DS(on)}$  (lower  $f_{SW}$ ) for any application requiring large duty ratio.

#### 8.2.2.1.6.1 Discontinuous Conduction and Continuous Conduction Mode Selection

Operating frequency in DCM can be calculated as follows:

$$f_{SW(DCM)} \approx V_O \times (V_{IN}-1) \times 10 \ \mu H \times 1.18 \times 10^{20} \times I_O/(V_{IN}-V_O) \times R_{DS(on)}^2$$
 (15)

In CCM, current flows through the inductor through the entire switching cycle and never falls to zero during the OFF-time. The switching frequency remains relatively constant with load current and line voltage variations. The CCM operating frequency can be calculated using Equation 7 above.

Following is a comparison pair of waveforms of the showing both CCM (upper) and DCM operating modes.




Figure 33. CCM and DCM Operating Modes  $V_{IN} = 24 \text{ V}$ ,  $V_O = 3.3 \text{ V}$ ,  $I_O = 2 \text{ A}/0.32 \text{ A 2 } \mu\text{s/div}$ 

The approximate formula for determining the DCM/CCM boundary is as follows:

$$I_{DCB} \approx V_{O} \times (V_{IN} - V_{O})/(2 \times 10 \ \mu\text{H} \times f_{SW(CCM)} \times V_{IN})$$
(16)

Following is a typical waveform showing the boundary condition.






Figure 34. Transition Mode Operation  $V_{IN}$  = 24 V,  $V_O$  = 3.3 V,  $I_O$  = 0.35 A 2  $\mu$ sec/div

The inductor internal to the module is 10  $\mu$ H. This value was chosen as a good balance between low and high input voltage applications. The main parameter affected by the inductor is the amplitude of the inductor ripple current ( $I_{LR}$ ).  $I_{LR}$  can be calculated with:

$$I_{LR~P-P} = V_O \times (V_{IN} - V_O)/(10~\mu H \times f_{SW} \times V_{IN})$$


where

• 
$$V_{IN}$$
 is the maximum input voltage and  $f_{SW}$  is determined from Equation 10. (17)

If the output current  $I_O$  is determined by assuming that  $I_O = I_L$ , the higher and lower peak of  $I_{LR}$  can be determined. Be aware that the lower peak of  $I_{LR}$  must be positive if CCM operation is required.



## 8.2.3 Application Curves





## 9 Power Supply Recommendations

The LMZ14202 device is designed to operate from an input voltage supply range between 4.5 V and 42 V. Use a well-regulated input supply that can withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LMZ14202 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is more than a few inches from the LMZ14202, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47-μF or 100-μF electrolytic capacitor is a typical choice.

## 10 Layout

## 10.1 Layout Guidelines

PCB layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.

- Minimize area of switched current loops. Wehn considering EMI reduction, it is imperative to minimize the high di/dt paths during PC board layout. The high-current loops that do not overlap have high di/dt content that cause observable high frequency noise on the output pin if the input capacitor (C<sub>IN1</sub>) is placed at a distance away from the LMZ14202. Therefore place C<sub>IN1</sub> as close as possible to the LMZ14202 VIN and GND exposed thermal pad. This placement minimizes the high di/dt area and reduce radiated EMI. Additionally, ensure that grounding for both the input and output capacitor consists of a localized top side plane that connects to the GND exposed thermal pad (EP).
- Have a single point ground. Route the ground connections for the feedback, soft-start, and enable
  components to the GND pin of the device. This routing prevents any switched or load currents from flowing in
  the analog ground traces. If not properly handled, poor grounding can result in degraded load regulation or
  erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to the exposed
  thremal pad.
- Minimize trace length to the FB pin. Place both feedback resistors, R<sub>FBT</sub> and R<sub>FBB</sub>, and the feed forward capacitor C<sub>FF</sub>, close to the FB pin. Because the FB node is high impedance, maintain the copper area as small as possible. To minimize noise, route the traces from R<sub>FBT</sub>, R<sub>FBB</sub>, and C<sub>FF</sub> away from the body of the LMZ14202 device.
- Make input and output bus connections as wide as possible. Width reduces any voltage drops on the
  input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure
  that a separate feedback voltage sense trace is made to the load to correct for voltage drops and provide
  optimum output accuracy.
- **Provide adequate device heat-sinking.** Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has a plurality of copper layers, these thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a 6 × 6 via array with minimum via diameter of 10 mils (254 µm) thermal vias spaced 59 mils (1.5 mm). Ensure enough copper area is used for heat-sinking to maintain the junction temperature below 125°C.



## 10.2 Layout Example




Figure 38. Minimize Area of Current Loops in Buck Module




Figure 39. PCB Layout Guide




Figure 40. EVM Board Layout - Top View



### Layout Example (continued)




Figure 41. EVM Board Layout - Bottom View

### 10.3 Power Dissipation and Board Thermal Requirements

When  $V_{IN}$  = 24 V,  $V_O$  = 3.3 V,  $I_O$  = 2 A,  $T_{A(max)}$  = 85°C , and  $T_J$  = 125°C, the device must achieve a thermal resistance from case-to-ambient described by Equation 18.

$$R_{\theta CA} < (T_{J(max)} - T_{A(max)}) / P_{IC-LOSS} - R_{\theta JC}$$

$$(18)$$

Given the typical thermal resistance from junction to case to be 1.9 °C/W, use the 85°C power dissipation curves in *Typical Characteristics* to estimate the  $P_{IC-I OSS}$  for the application. In this application it is 1.5 W.

$$R_{\text{BCA}} = (125 - 85) / (1.5 \text{ W} - 1.9) = 24.8$$
 (19)

To reach  $R_{\theta CA}$  = 24.8, the PCB is required to dissipate heat effectively. With no airflow and no external heat, use Equation 20 to estimate the required board area covered by 1 oz. copper on both the top and bottom metal layers.

Board Area\_cm<sup>2</sup> = 
$$500^{\circ}$$
C × cm<sup>2</sup>/W / R<sub>AIC</sub> (20)

As a result, approximately 20.2 square cm of 1 oz copper on top and bottom layers is required for the PCB design. The PCB copper heat sink must be connected to the exposed pad. Approximately thirty-six, 10 mils (254 µm) thermal vias spaced 59 mils (1.5 mm) apart must connect the top copper to the bottom copper. For an example of a high thermal performance PCB layout, refer to the AN-2024 LMZ1420x / LMZ1200x Evaluation Board (SNVA422).

### 10.4 Power Module SMT Guidelines

The recommendations below are for a standard module surface mount assembly

- Land Pattern Follow the PCB land pattern with either soldermask defined or non-soldermask defined pads
- Stencil Aperture
  - For the exposed die attach pad (DAP), adjust the stencil for approximately 80% coverage of the PCB land pattern
  - For all other I/O pads use a 1:1 ratio between the aperture and the land pattern recommendation
- Solder Paste Use a standard SAC Alloy such as SAC 305, type 3 or higher
- Stencil Thickness: 0.125 to 0.15 mm
- Reflow: Refer to solder paste supplier recommendation and optimized per board size and density
  - Refer to AN SNAA214 for reflow information
  - Maximum number of reflows allowed is one



# **Power Module SMT Guidelines (continued)**




Figure 42. Sample Reflow Profile

**Table 3. Sample Reflow Profile Table** 

Probe	Max Temp (°C)	Reached Max Temp	Time Above 235°C	Reached 235°C	Time Above 245°C	Reached 245°C	Time Above 260°C	Reached 260°C
#1	242.5	6.58	0.49	6.39	0.00	-	0.00	_
#2	242.5	7.10	0.55	6.31	0.00	7.10	0.00	_
#3	241.0	7.09	0.42	6.44	0.00	_	0.00	_



### 11 器件和文档支持

## 11.1 器件支持

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.1.2 开发支持

## 11.2 文档支持

## 11.2.1 相关文档

本节包含了以下附加支持文档。

- 《LMZ1 和 LMZ2 电源模块设计摘要》, SNAA214
- 《AN-2027 LMZ14203 SIMPLE SWITCHER 电源模块的反向应用》,SNVA425
- 《评估板应用手册 AN-2024》, SNVA422
- 《焊接相关的最大绝对额定值》, SNOA549

#### 11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 商标

E2E is a trademark of Texas Instruments.

WEBENCH, SIMPLE SWITCHER are registered trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不 对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。 www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LMZ14202TZ-ADJ/NO.A	Active	Production	TO-PMOD (NDW)   7	250   SMALL T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	LMZ14202 TZ-ADJ
LMZ14202TZ-ADJ/NOPB	Active	Production	TO-PMOD (NDW)   7	250   SMALL T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	LMZ14202 TZ-ADJ
LMZ14202TZE-ADJ/NO.A	Active	Production	TO-PMOD (NDW)   7	45   TUBE	Yes	SN	Level-3-245C-168 HR	-40 to 125	LMZ14202 TZ-ADJ
LMZ14202TZE-ADJ/NOPB	Active	Production	TO-PMOD (NDW)   7	45   TUBE	Yes	SN	Level-3-245C-168 HR	-40 to 125	LMZ14202 TZ-ADJ
LMZ14202TZX-ADJ/NO.A	Active	Production	TO-PMOD (NDW)   7	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	LMZ14202 TZ-ADJ
LMZ14202TZX-ADJ/NOPB	Active	Production	TO-PMOD (NDW)   7	500   LARGE T&R	Yes	SN	Level-3-245C-168 HR	-40 to 125	LMZ14202 TZ-ADJ

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 4-Sep-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ14202TZ-ADJ/NOPB	TO- PMOD	NDW	7	250	330.0	24.4	10.6	14.22	5.0	16.0	24.0	Q2
LMZ14202TZX- ADJ/NOPB	TO- PMOD	NDW	7	500	330.0	24.4	10.6	14.22	5.0	16.0	24.0	Q2

www.ti.com 4-Sep-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMZ14202TZ-ADJ/NOPB	TO-PMOD	NDW	7	250	356.0	356.0	45.0
LMZ14202TZX-ADJ/NOPB	TO-PMOD	NDW	7	500	356.0	356.0	45.0

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 4-Sep-2025

## **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LMZ14202TZE-ADJ/NO.A	NDW	TO-PMOD	7	45	502	17	6700	8.4
LMZ14202TZE-ADJ/NOPB	NDW	TO-PMOD	7	45	502	17	6700	8.4



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月