











LM22675, LM22675-Q1

ZHCS544L - SEPTEMBER 2008-REVISED NOVEMBER 2014

LM22675/-Q1 42V, 1A SIMPLE SWITCHER®

特性 降压稳压器

1 特性

- 宽输入电压范围: 4.5V 至 42V
- 内部补偿电压模式控制
- 在使用低等效串联电阻 (ESR) 陶瓷电容器时保持稳定
- 200mΩN通道金属氧化物半导体场效应晶体管 (MOSFET)
- 输出电压选项:
 -ADJ(输出电压最低为 1.285V)
 -5.0(输出电压固定为 5V)
- ±1.5% 反馈基准精度
- 开关频率为 500kHz
- -40°C 至 125°C 的工作结温范围
- 精密使能引脚
- 集成引导加载二极管
- 集成软启动
- 完全 WEBENCH[®]启用
- 降压和反向降压-升压 应用
- LM22675Q 是一款汽车级产品,
 符合 AEC-Q100 1 级标准(运行结温范围为 -40°C至+125°C)
- 小外形尺寸 (SO) PowerPAD-8 (外露焊盘) 封装

2 应用

- 工业控制
- 电信和数通系统
- 嵌入式系统
- 转换自 24V、12V 和 5V 标准输入电源轨

3 说明

LM22675 开关稳压器可使用最少的外部组件来提供实现高效高压降压稳压器所需的全部功能。这款稳压器易于使用,且集成了一个 42V N 沟道金属氧化物半导体场效应晶体管 (MOSFET) 开关,可提供高达 1A 的负载电流。并且特有出色的线路和负载调节以及高效率(>90%)。电压模式控制提供较短的最小接通时间,从而实现了输入和输出电压间的最宽比率。内部环路补偿意味着用户无需承担计算环路补偿组件的枯燥工作。这款稳压器提供 5V 固定输出和可调输出电压两种选项。500kHz 的开关频率使得小型外部组件的使用成为可能并可实现良好的瞬态响应。精密使能输入可简化稳压器控制和系统电源排序。在关断模式下,稳压器流耗仅为25μA(典型值)。内置软启动功能(典型值 500μs)节省了外部组件。LM22675 还有内置热关断和电流限制以保护器件不受意外过载的影响。


LM22675 是德州仪器 (TI) SIMPLE SWITCHER[®]系列产品。SIMPLE SWITCHER 理念使用最小外部组件数量和 TI WEBENCH 设计工具提供一个易于使用的完整设计。TI 的 WEBENCH 工具包括 诸如 外部组件计算、电气仿真、热学仿真以及内置电路板等特性,用以简化设计。

器件信息(1)

	BB 11 1B 1G			
器件型号	封装	封装尺寸(标称值)		
LM22675	LICOD (0)	4.00mm v.2.00mm		
LM22675-Q1	HSOP (8)	4.89mm x 3.90mm		

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化应用电路原理图






目录 7.4 Device Functional Modes...... 11 Application and Implementation 13 2 3 4 修订历史记录 2 Power Supply Recommendations......17 Pin Configuration and Functions 3 5 10 Layout...... 17 Specifications......4 10.1 Layout Guidelines 17 Absolute Maximum Ratings 4 Handling Ratings: LM22675......4 Handling Ratings: LM22675-Q1......4 Recommended Operating Conditions 4 6.5 相关链接.......20 Electrical Characteristics......5 Typical Characteristics 6 Detailed Description 8 Overview 8 Functional Block Diagram 8 Feature Description...... 8

4 修订历史记录

Cł	nanges from Revision K (March 2013) to Revision L	Page
•	已添加 LM22675-Q1 部件编号。	1
•	已添加 <i>引脚配置和功能</i> 部分,处理额定值表,特性 描述 部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分	1
•	Deleted Inverting Regulator Application	



5 Pin Configuration and Functions



Pin Functions

P	PIN	TVDE	DESCRIPTION	A DDI ICATION INFORMATION
NAME	NO.	TYPE	DESCRIPTION	APPLICATION INFORMATION
BOOT	1	I	Bootstrap input	Provides the gate voltage for the high side NFET.
EN	5	I	Enable Input	Used to control regulator start-up and shutdown. See Precision Enable section of data sheet.
EP	EP	_	Exposed Pad	Connect to ground. Provides thermal connection to PCB. See Application and Implementation.
FB	4	I	Feedback pin	Feedback input to regulator.
GND	6	_	Ground input to regulator; system common	System ground pin.
NC	2, 3	_	Not Connected	Pins are not electrically connected inside the chip. Pins do function as thermal conductor.
SW	8	0	Switch pin	Switching output of regulator
VIN	7	I	Input Voltage	Input supply to regulator



6 Specifications

6.1 Absolute Maximum Ratings (1)(2)

	MIN	MAX	UNIT
VIN to GND		43	V
EN Pin Voltage	-0.5	6	V
SW to GND ⁽³⁾	- 5	V_{IN}	V
BOOT Pin Voltage		V _{SW} + 7	V
FB Pin Voltage	-0.5	7	V
Power Dissipation		Internally Limited	
Junction Temperature		150	°C
For soldering specifications, refer to Application Report Absolute Maximum Ratings for Sold	dering (SNOA549).	

⁽¹⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and should not be operated beyond such conditions.

6.2 Handling Ratings: LM22675

			MIN	MAX	UNIT	
T _{stg}	Storage temperature rang	Storage temperature range				
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	-2	2	kV	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Handling Ratings: LM22675-Q1

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		-65	150	ô
V _(ESD)	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	-2	2	kV

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{IN}	Supply Voltage	4.5	42	V
	Junction Temperature Range	-40	125	°C

6.5 Thermal Information

(4)(2)	TUEDAMA ARTONO(1)(2)					
THERMAL METRIC ⁽¹⁾⁽²⁾	DDA	UNIT				
R _{θJA} Junction-to-ambient thermal resistance		60	°C/W			

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

⁽³⁾ The absolute-maximum specification of the 'SW to GND' applies to dc voltage. An extended negative voltage limit of -10 V applies to a pulse of up to 50 ns.

⁽²⁾ The value of R_{0JA} for the SO PowerPAD-8 exposed pad package of 60°C/W is valid if package is mounted to 1 square inch of copper. The R_{0JA} value can range from 42 to 115°C/W depending on the amount of PCB copper dedicated to heat transfer.



6.6 Electrical Characteristics

Typical values represent the most likely parametric norm at $T_A = T_J = 25^{\circ}C$, and are provided for reference purposes only. Unless otherwise specified: $V_{IN} = 12 \text{ V}$.

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT	
LM22675-5	.0						
		V _{IN} = 8 V to 42 V	4.925	5.0	5.075		
V_{FB}	Feedback Voltage	V _{IN} = 8 V to 42 V, −40°C ≤ T _J ≤ 125°C	4.9		5.1	V	
LM22675-A	DJ						
		V _{IN} = 4.7 V to 42 V	1.266	1.285	1.304		
V_{FB}	Feedback Voltage	V _{IN} = 4.7 V to 42 V, −40°C ≤ T _J ≤ 125°C	1.259		1.311	V	
ALL OUTP	UT VOLTAGE VERSIONS						
	Outlean and Comment	V _{FB} = 5 V		3.4		A	
I _Q Quiescent Current		V _{FB} = 5 V, −40°C ≤ T _J ≤ 125°C			6	mA	
I _{STDBY}	Standby Quiescent Current	EN Pin = 0 V		25	40	μA	
	Commont Limit		1.3	1.5	1.7	۸	
I _{CL}	Current Limit	-40°C ≤ T _J ≤ 125°C	1.2		1.8	Α	
	Output Lealings Comment	V _{IN} = 42 V, EN Pin = 0 V, V _{SW} = 0 V		0.2	2	μA	
I_{L}	Output Leakage Current	V _{SW} = -1 V		0.1	3	μΑ	
D	Switch On-Resistance			0.2	0.2 0.24		
R _{DS(ON)}	Switch On-Resistance	-40°C ≤ T _J ≤ 125°C			0.32	Ω	
	Oscillator Fragues av			500		kHz	
f_O	Oscillator Frequency	-40°C ≤ T _J ≤ 125°C	400		600	KITZ	
_	Minimum Off-time			200			
T _{OFFMIN}	Minimum Oil-time	-40°C ≤ T _J ≤ 125°C	100	300		ns	
T _{ONMIN}	Minimum On-time			100		ns	
I _{BIAS}	Feedback Bias Current	V _{FB} = 1.3 V (ADJ Version Only)		230		nA	
V	Enable Threshold Veltaria	Falling		1.6		V	
V_{EN}	Enable Threshold Voltage	Falling, –40°C ≤ T _J ≤ 125°C	1.3		1.9	V	
V _{ENHYST}	Enable Voltage Hysteresis			0.6		V	
I _{EN}	Enable Input Current	EN Input = 0 V		6		μA	
T _{SD}	Thermal Shutdown Threshold			150		°C	


⁽¹⁾ Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Ti's Average Outgoing Quality Level (AOQL).

⁽²⁾ Typical values represent most likely parametric norms at the conditions specified and are not ensured.



6.7 Typical Characteristics

 $V_{in} = 12 \text{ V}, T_J = 25^{\circ}\text{C}$ (unless otherwise specified)





Typical Characteristics (continued)

 V_{in} = 12 V, T_J = 25°C (unless otherwise specified)




Figure 7. Standby Quiescent Current vs Input Voltage




Figure 8. Normalized Feedback Voltage vs Temperature




Figure 9. Normalized Feedback Voltage vs Input Voltage




7 Detailed Description

7.1 Overview

The LM22675 incorporates a voltage mode constant frequency PWM architecture. In addition, input voltage feedforward is used to stabilize the loop gain against variations in input voltage. This allows the loop compensation to be optimized for transient performance. The power MOSFET, in conjunction with the diode, produce a rectangular waveform at the switch pin, that swings from about zero volts to VIN. The inductor and output capacitor average this waveform to become the regulator output voltage. By adjusting the duty cycle of this waveform, the output voltage can be controlled. The error amplifier compares the output voltage with the internal reference and adjusts the duty cycle to regulate the output at the desired value.

The internal loop compensation of the -ADJ option is optimized for outputs of 5 V and below. If an output voltage of 5 V or greater is required, the -5.0 option can be used with an external voltage divider. The minimum output voltage is equal to the reference voltage, that is, 1.285 V (typ).

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Precision Enable and UVLO

The precision enable input (EN) is used to control the regulator. The precision feature allows simple sequencing of multiple power supplies with a resistor divider from another supply. Connecting this pin to ground or to a voltage less than 1.6 V (typ) will turn off the regulator. The current drain from the input supply, in this state, is 25 μ A (typ) at an input voltage of 12 V. The EN input has an internal pullup of about 6 μ A. Therefore this pin can be left floating or pulled to a voltage greater than 2.2 V (typ) to turn the regulator on. The hysteresis on this input is about 0.6 V (typ) above the 1.6 V (typ) threshold. When driving the enable input, the voltage must never exceed the 6 V absolute maximum specification for this pin.



Feature Description (continued)

Although an internal pullup is provided on the EN pin, it is good practice to pull the input high, when this feature is not used, especially in noisy environments. This can most easily be done by connecting a resistor between VIN and the EN pin. The resistor is required, because the internal zener diode, at the EN pin, will conduct for voltages above about 6 V. The current in this zener must be limited to less than 100 μ A. A resistor of 470 k Ω will limit the current to a safe value for input voltages as high 42 V. Smaller values of resistor can be used at lower input voltages.

The LM22675 device also incorporates an input undervoltage lock-out (UVLO) feature. This prevents the regulator from turning on when the input voltage is not great enough to properly bias the internal circuitry. The rising threshold is 4.3 V (typ) while the falling threshold is 3.9 V (typ). In some cases these thresholds may be too low to provide good system performance. The solution is to use the EN input as an external UVLO to disable the part when the input voltage falls below a lower boundary. This is often used to prevent excessive battery discharge or early turn-on during start-up. This method is also recommended to prevent abnormal device operation in applications where the input voltage falls below the minimum of 4.5 V. Figure 10 shows the connections to implement this method of UVLO. Equation 1 and Equation 2 can be used to determine the correct resistor values.

$$R_{ENT} = R_{ENB} \cdot \left(\frac{V_{off}}{V_{EN}} - 1 \right)$$
(1)

$$V_{on} = V_{off} \cdot \left(\frac{V_{EN} + V_{ENHYST}}{V_{EN}} \right)$$
 (2)

Where:

V_{off} is the input voltage where the regulator shuts off.

V_{on} is the voltage where the regulator turns on.

Due to the 6 μ A pullup, the current in the divider should be much larger than this. A value of 20 k Ω , for R_{ENB} is a good first choice. Also, a zener diode may be needed between the EN pin and ground, in order to comply with the absolute maximum ratings on this pin.




Figure 10. External UVLO Connections

7.3.2 Soft-Start

The soft-start feature allows the regulator to gradually reach steady-state operation, thus reducing start-up stresses. The internal soft-start feature brings the output voltage up in about 500 µs. This time is fixed and can not be changed. Soft-start is reset any time the part is shut down or a thermal overload event occurs.

7.3.3 Boot-Strap Supply

The LM22675 incorporates a floating high-side gate driver to control the power MOSFET. The supply for this driver is the external boot-strap capacitor connected between the BOOT pin and SW. A good quality 10 nF ceramic capacitor must be connected to these pins with short, wide PCB traces. One reason the regulator imposes a minimum off-time is to ensure that this capacitor recharges every switching cycle. A minimum load of about 5 mA is required to fully recharge the boot-strap capacitor in the minimum off-time. Some of this load can be provided by the output voltage divider, if used.



Feature Description (continued)

7.3.4 Internal Loop Compensation

The LM22675 has internal loop compensation designed to provide a stable regulator over a wide range of external power stage components.

The internal compensation of the -ADJ option is optimized for output voltages below 5 V. If an output voltage of 5 V or greater is needed, the -5.0 option with an external resistor divider can be used.

Ensuring stability of a design with a specific power stage (inductor and output capacitor) can be tricky. The LM22675 stability can be verified using the WEBENCH Designer online circuit simulation tool. A quick start spreadsheet can also be downloaded from the online product folder.

The complete transfer function for the regulator loop is found by combining the compensation and power stage transfer functions. The LM22675 has internal type III loop compensation, as detailed in Figure 11. This is the approximate "straight line" function from the FB pin to the input of the PWM modulator. The power stage transfer function consists of a dc gain and a second order pole created by the inductor and output capacitor(s). Due to the input voltage feedforward employed in the LM22675, the power stage dc gain is fixed at 20 dB. The second order pole is characterized by its resonant frequency and its quality factor (Q). For a first pass design, the product of inductance and output capacitance should conform to Equation 3.

$$L \cdot C_{\text{out}} \approx 1.1 \times 10^{-9}$$
 (3)

Alternatively, this pole should be placed between 1.5 kHz and 15 kHz and is given by Equation 4.

$$F_{o} = \frac{1}{2\pi \cdot \sqrt{L \cdot C_{out}}}$$
(4)

The Q factor depends on the parasitic resistance of the power stage components and is not typically in the control of the designer. Of course, loop compensation is only one consideration when selecting power stage components; see *Application and Implementation* for more details.




Figure 11. Compensator Gain

In general, hand calculations or simulations can only aid in selecting good power stage components. Good design practice dictates that load and line transient testing should be done to verify the stability of the application. Also, Bode plot measurements should be made to determine stability margins. *AN-1889 How to Measure the Loop Transfer Function of Power Supplies* (SNVA364) shows how to perform a loop transfer function measurement with only an oscilloscope and function generator.



7.4 Device Functional Modes

7.4.1 Current Limit

The LM22675 has current limiting to prevent the switch current from exceeding safe values during an accidental overload on the output. This peak current limit is found in the *Electrical Characteristics* table under the heading of I_{CL} . The maximum load current that can be provided, before current limit is reached, is determined from Equation 5.

$$I_{\text{out}}|_{\text{max}} \approx I_{\text{CL}} - \frac{(V_{\text{in}} - V_{\text{out}})}{2 \cdot L \cdot F_{\text{sw}}} \cdot \frac{V_{\text{out}}}{V_{\text{in}}}$$
 (5)

Where:

L is the value of the power inductor.

When the LM22675 enters current limit, the output voltage will drop and the peak inductor current will be fixed at I_{CL} at the end of each cycle. The switching frequency will remain constant while the duty cycle drops. The load current will not remain constant, but will depend on the severity of the overload and the output voltage.

For very severe overloads ("short-circuit"), the regulator changes to a low frequency current foldback mode of operation. The frequency foldback is about 1/5 of the nominal switching frequency. This will occur when the current limit trips before the minimum on-time has elapsed. This mode of operation is used to prevent inductor current "run-away", and is associated with very low output voltages when in overload. Equation 6 can be used to determine what level of output voltage will cause the part to change to low frequency current foldback.

$$V_{x} \le V_{in} \cdot F_{sw} \cdot T_{on} \cdot 1.8 \tag{6}$$

Where:

F_{sw} is the normal switching frequency.

V_{in} is the maximum for the application.

If the overload drives the output voltage to less than or equal to V_x , the part will enter current foldback mode. If a given application can drive the output voltage to $\leq V_x$, during an overload, then a second criterion must be checked. Equation 7 gives the maximum input voltage, when in this mode, before damage occurs.

$$V_{in} \le \frac{V_{sc} + 0.4}{T_{on} \cdot F_{sw} \cdot 0.36}$$
 (7)

Where:

V_{sc} is the value of output voltage during the overload.

f_{sw} is the normal switching frequency.

NOTE

If the input voltage should exceed this value, while in foldback mode, the regulator and/or the diode may be damaged.

It is important to note that the voltages in these equations are measured at the inductor. Normal trace and wiring resistance will cause the voltage at the inductor to be higher than that at a remote load. Therefore, even if the load is shorted with zero volts across its terminals, the inductor will still see a finite voltage. It is this value that should be used for V_x and V_{sc} in the calculations. In order to return from foldback mode, the load must be reduced to a value much lower than that required to initiate foldback. This load "hysteresis" is a normal aspect of any type of current limit foldback associated with voltage regulators.

The safe operating area, when in short circuit mode, is shown in Figure 12. Operating points below and to the right of the curve represent safe operation.

TEXAS INSTRUMENTS

Device Functional Modes (continued)




Figure 12. SOA

7.4.2 Thermal Protection

Internal thermal shutdown circuitry protects the LM22675 should the maximum junction temperature be exceeded. This protection is activated at about 150°C, with the result that the regulator will shutdown until the temperature drops below about 135°C.

7.4.3 Duty Cycle Limits

Ideally the regulator would control the duty cycle over the full range of zero to one. However due to inherent delays in the circuitry, there are limits on both the maximum and minimum duty cycles that can be reliably controlled. This in turn places limits on the maximum and minimum input and output voltages that can be converted by the LM22675. A minimum on-time is imposed by the regulator in order to correctly measure the switch current during a current limit event. A minimum off-time is imposed in order the re-charge the bootstrap capacitor. Equation 8 can be used to determine the approximate maximum input voltage for a given output voltage.

$$V_{in}|_{max} \approx \frac{V_{out} + 0.4}{T_{on} \cdot F_{sw} \cdot 1.8}$$
(8)

Where:

F_{sw} is the switching frequency.

T_{ON} is the minimum on-time.

Both parameters are found in the *Electrical Characteristics* table.

The worst case occurs at the lowest output voltage. If the input voltage, found in Equation 8, is exceeded, the regulator will skip cycles; thus, effectively lowering the switching frequency. The consequences of this are higher output voltage ripple and a degradation of the output voltage accuracy.

The second limitation is the maximum duty cycle before the output voltage will "dropout" of regulation. Equation 9 can be used to approximate the minimum input voltage before dropout occurs.

$$V_{\text{in}}|_{\text{min}} \approx \frac{V_{\text{out}} + 0.4 + I_{\text{out}} \cdot R_{\text{L}}}{1 - T_{\text{off}} \cdot F_{\text{sw}} \cdot 1.8} + I_{\text{out}} \cdot R_{\text{dson}}$$
(9)

Where:

The values of T_{OFF} and R_{DS(ON)} are found in the *Electrical Characteristics* table.

The worst case here occurs at the highest load. In this equation, R_L is the dc inductor resistance. Of course, the lowest input voltage to the regulator must not be less than 4.5 V (typ).



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM22675 device is a step down dc-to-dc regulator. It is typically used to convert a higher dc voltage to a lower dc voltage with a maximum output current of 1 A. *Detailed Design Procedure* can be used to select components for the LM22675 device. Alternately, the WEBENCH® software may be used to generate complete designs. When generating a design, the WEBENCH® software utilizes iterative design procedure and accesses comprehensive databases of components. Go to WEBENCH Designer for more details. This section presents a simplified discussion of the design process.

8.1.1 Output Voltage Divider Selection

For output voltages between about 1.285 V and 5 V, the -ADJ option should be used, with an appropriate voltage divider as shown in Figure 13. Equation 10 can be used to calculate the resistor values of this divider.

$$R_{FBT} = \left[\frac{V_{\text{out}}}{1.285} - 1\right] \cdot R_{FBB} \tag{10}$$

A good value for R_{FBB} is 1 k Ω . This will help to provide some of the minimum load current requirement and reduce susceptibility to noise pick-up. The top of R_{FBT} should be connected directly to the output capacitor or to the load for remote sensing. If the divider is connected to the load, a local high-frequency bypass should be provided at that location.

For output voltages of 5 V, the -5.0 option should be used. In this case no divider is needed and the FB pin is connected to the output. The approximate values of the internal voltage divider are as follows: 7.38 k Ω from the FB pin to the input of the error amplifier and 2.55 k Ω from there to ground.

Both the -ADJ and -5.0 options can be used for output voltages greater than 5 V, by using the correct output divider. As mentioned in *Internal Loop Compensation*, the -5.0 option is optimized for output voltages of 5 V. However, for output voltages greater than 5 V, this option may provide better loop bandwidth than the -ADJ option, in some applications. If the -5.0 option is to be used at output voltages greater than 5 V, Equation 11 should be used to determine the resistor values in the output divider.

$$R_{FBT} = \frac{R_{FBB} \cdot (V_{out} - 5)}{5 + R_{FBB} \cdot 5 \times 10^{-4}}$$
(11)

A value of R_{FBB} of about 1 $k\Omega$ is a good first choice.




Figure 13. Resistive Feedback Divider

A maximum value of 10 k Ω is recommended for the sum of R_{FBB} and R_{FBT} to maintain good output voltage accuracy for the -ADJ option. A maximum of 2 k Ω is recommended for the -5.0 option. For the -5.0 option, the total internal divider resistance is typically 9.93 k Ω .



Application Information (continued)

In all cases the output voltage divider should be placed as close as possible to the FB pin of the LM22675, because this is a high impedance input and is susceptible to noise pick-up.

8.1.2 Power Diode

A Schottky-type power diode is required for all LM22675 applications. Ultra-fast diodes are not recommended and may result in damage to the IC due to reverse recovery current transients. The near ideal reverse recovery characteristics and low forward voltage drop of Schottky diodes are particularly important for high input voltage and low output voltage applications common to the LM22675. The reverse breakdown rating of the diode should be selected for the maximum V_{IN} , plus some safety margin. A good rule of thumb is to select a diode with a reverse voltage rating of 1.3 times the maximum input voltage.

Select a diode with an average current rating at least equal to the maximum load current that will be seen in the application.

8.2 Typical Application

8.2.1 Typical Buck Regulator Application

Figure 14 shows an example of converting an input voltage range of 5.5 V to 42 V, to an output of 3.3 V at 1 A.




Figure 14. Typical Buck Regulator Application

8.2.1.1 Design Requirements

DESIGN PARAMETERS	EXAMPLE VALUE
Driver Supply Voltage (VIN)	4.5 to 42 V
Output Voltage (VOUT)	3.3 V
R _{FBT}	Calculated based on R _{FBB} and V _{REF} of 1.285 V.
R _{FBB}	1 kΩ to 10 kΩ
Гоит	1 A

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 External Components

The following guidelines should be used when designing a step-down (buck) converter with the LM22675.



8.2.1.2.2 Inductor

The inductor value is determined based on the load current, ripple current, and the minimum and maximum input voltages. To keep the application in continuous conduction mode (CCM), the maximum ripple current, I_{RIPPLE}, should be less than twice the minimum load current. The general rule of keeping the inductor current peak-to-peak ripple around 30% of the nominal output current is a good compromise between excessive output voltage ripple and excessive component size and cost. Using this value of ripple current, the value of inductor, L, is calculated using Equation 12.

$$L = \frac{\left(V_{in} - V_{out}\right) \cdot V_{out}}{0.3 \cdot I_{out} \cdot F_{sw} \cdot V_{in}}$$
(12)

Where:

F_{sw} is the switching frequency.

V_{in} should be taken at its maximum value, for the given application.

The formula in Equation 12 provides a guide to select the value of the inductor L; the nearest standard value will then be used in the circuit.

Once the inductor is selected, the actual ripple current can be found from Equation 13.

$$\Delta I = \frac{(V_{in} - V_{out}) \cdot V_{out}}{L \cdot F_{sw} \cdot V_{in}}$$
(13)

Increasing the inductance will generally slow down the transient response but reduce the output voltage ripple. Reducing the inductance will generally improve the transient response but increase the output voltage ripple.

The inductor must be rated for the peak current, I_{PK} , in a given application, to prevent saturation. During normal loading conditions, the peak current is equal to the load current plus 1/2 of the inductor ripple current.

During an overload condition, as well as during certain load transients, the controller may trip current limit. In this case the peak inductor current is given by I_{CL}, found in the *Electrical Characteristics* table. Good design practice requires that the inductor rating be adequate for this overload condition.

NOTE

If the inductor is not rated for the maximum expected current, it can saturate resulting in damage to the LM22675 and/or the power diode.

8.2.1.2.3 Input Capacitor

The input capacitor selection is based on both input voltage ripple and RMS current. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the regulator current during switch on-time. Low ESR ceramic capacitors are preferred. Larger values of input capacitance are desirable to reduce voltage ripple and noise on the input supply. This noise may find its way into other circuitry, sharing the same input supply, unless adequate bypassing is provided. A very approximate formula for determining the input voltage ripple is shown in Equation 14.

$$V_{ri} \approx \frac{I_{out}}{4 \cdot F_{sw} \cdot C_{in}}$$
 (14)

Where:

V_{ri} is the peak-to-peak ripple voltage at the switching frequency.

Another concern is the RMS current passing through this capacitor. Equation 15 gives an approximation to this current.

$$I_{\rm rms} \approx \frac{I_{\rm out}}{2}$$
 (15)

The capacitor must be rated for at least this level of RMS current at the switching frequency.



All ceramic capacitors have large voltage coefficients, in addition to normal tolerances and temperature coefficients. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum capacitance up to the desired value. This may also help with RMS current constraints by sharing the current among several capacitors. Many times it is desirable to use an electrolytic capacitor on the input, in parallel with the ceramics. The moderate ESR of this capacitor can help to damp any ringing on the input supply caused by long power leads. This method can also help to reduce voltage spikes that may exceed the maximum input voltage rating of the LM22675.

It is good practice to include a high frequency bypass capacitor as close as possible to the LM22675. This small case size, low ESR, ceramic capacitor should be connected directly to the VIN and GND pins with the shortest possible PCB traces. Values in the range of 0.47 μ F to 1 μ F are appropriate. This capacitor helps to provide a low impedance supply to sensitive internal circuitry. It also helps to suppress any fast noise spikes on the input supply that may lead to increased EMI.

8.2.1.2.4 Output Capacitor

The output capacitor is responsible for filtering the output voltage and supplying load current during transients. Capacitor selection depends on application conditions as well as ripple and transient requirements. Best performance is achieved with a parallel combination of ceramic capacitors and a low ESR SP™ or POSCAP™ type. Very low ESR capacitors such as ceramics reduce the output ripple and noise spikes, while higher value electrolytics or polymer provide large bulk capacitance to supply transients. Assuming very low ESR, Equation 16 gives an approximation to the output voltage ripple.

$$V_{ro} \approx \frac{(V_{in} - V_{out}) \cdot V_{out}}{8 \cdot V_{in}} \cdot \frac{1}{F_{sw}^2 \cdot L \cdot C_{out}}$$
(16)


Typically, a total value of 100 µF, or greater, is recommended for output capacitance.


In applications with V_{out} less than 3.3 V, it is critical that low ESR output capacitors are selected. This will limit potential output voltage overshoots as the input voltage falls below the device normal operating range.

8.2.1.2.5 Boot-Strap Capacitor

The bootstrap capacitor between the BOOT pin and the SW pin supplies the gate current to turn on the N-channel MOSFET. The recommended value of this capacitor is 10 nF and should be a good quality, low ESR ceramic capacitor. In some cases it may be desirable to slow down the turn-on of the internal power MOSFET, in order to reduce EMI. This can be done by placing a small resistor in series with the C_{boot} capacitor. Resistors in the range of 10 Ω to 50 Ω can be used. This technique should only be used when absolutely necessary, because it will increase switching losses and thereby reduce efficiency.

8.2.1.3 Application Curves







9 Power Supply Recommendations

The LM22675 is designed to operate from an input voltage supply range between 4.5 V and 42 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LM22675 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LM22675, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The amount of bulk capacitance is not critical, but a 47 μ F or 100 μ F electrolytic capacitor is a typical choice.

10 Layout

10.1 Layout Guidelines

Board layout is critical for the proper operation of switching power supplies. First, the ground plane area must be sufficient for thermal dissipation purposes. Second, appropriate guidelines must be followed to reduce the effects of switching noise. Switch mode converters are very fast switching devices. In such cases, the rapid increase of input current combined with the parasitic trace inductance generates unwanted L di/dt noise spikes. The magnitude of this noise tends to increase as the output current increases. This noise may turn into electromagnetic interference (EMI) and can also cause problems in device performance. Therefore, care must be taken in layout to minimize the effect of this switching noise.

The most important layout rule is to keep the ac current loops as small as possible. Figure 17 shows the current flow in a buck converter. The top schematic shows a dotted line which represents the current flow during the FET switch on-state. The middle schematic shows the current flow during the FET switch off-state.

The bottom schematic shows the currents referred to as ac currents. These ac currents are the most critical because they are changing in a very short time period. The dotted lines of the bottom schematic are the traces to keep as short and wide as possible. This will also yield a small loop area reducing the loop inductance. To avoid functional problems due to layout, review the PCB layout example. Best results are achieved if the placement of the LM22675, the bypass capacitor, the Schottky diode, R_{FFB} , R_{FBT} and the inductor are placed as shown in the example. Note that, in the layout shown, $R1 = R_{FBB}$ and $R2 = R_{FBT}$. It is also recommended to use 2 oz copper boards or heavier to help thermal dissipation and to reduce the parasitic inductances of board traces. See *AN-1229 SIMPLE SWITCHER* ® *PCB Layout Guidelines* (SNVA054) for more information.





Figure 17. Current Flow in a Buck Application



10.2 Layout Example



10.3 Thermal Considerations

The components with the highest power dissipation are the power diode and the power MOSFET internal to the LM22675 regulator. The easiest method to determine the power dissipation within the LM22675 is to measure the total conversion losses then subtract the power losses in the diode and inductor. The total conversion loss is the difference between the input power and the output power. An approximation for the power diode loss is:

$$P_{D} = I_{out} \cdot V_{D} \cdot \left[1 - \frac{V_{out}}{V_{in}} \right]$$
(17)

Where:

V_D is the diode voltage drop.



Thermal Considerations (continued)

An approximation for the inductor power is shown in Equation 18.

$$P_{L} = I_{out}^{2} \cdot R_{L} \cdot 1.1 \tag{18}$$

Where:

R₁ is the dc resistance of the inductor.

The 1.1 factor is an approximation for the ac losses.

The regulator has an exposed thermal pad to aid power dissipation. Adding multiple vias under the device to the ground plane will greatly reduce the regulator junction temperature. Selecting a diode with an exposed pad will also aid the power dissipation of the diode. The most significant variables that affect the power dissipation of the regulator are output current, input voltage and operating frequency. The power dissipated while operating near the maximum output current and maximum input voltage can be appreciable. The junction-to-ambient thermal resistance of the LM22675 will vary with the application. The most significant variables are the area of copper in the PC board, the number of vias under the IC exposed pad and the amount of forced air cooling provided. A large continuous ground plane on the top or bottom PCB layer will provide the most effective heat dissipation. The integrity of the solder connection from the IC exposed pad to the PC board is critical. Excessive voids will greatly diminish the thermal dissipation capacity. The junction-to-ambient thermal resistance of the LM22675 SO PowerPAD-8 package is specified in the *Electrical Characteristics* table. *AN-2020 Thermal Design By Insight, Not Hindsight* (SNVA419) for more information.



11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

- AN-2020《富于洞见的热设计》(文献编号: SNVA419)
- AN-1229《SIMPLE SWITCHER? PCB 布局指南》(文献编号: SNVA054)
- 《AN-1896 LM22672 评估板》(文献编号: SNVA369))
- AN-1889《如何测量电源的环路传递函数》(文献编号: SNVA364)

11.2 相关链接

下面的表格中列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件,以及样片与购买的快速访问。

表 1. 相关链接

器件	件 产品文件夹 样片与购买 技术3		技术文章	工具与软件	支持与社区	
LM22675	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处	
LM22675-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处	

11.3 商标

SIMPLE SWITCHER, WEBENCH are registered trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 静电放电警告



这些裝置包含有限的內置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM22675MR-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 5.0	Samples
LM22675MR-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 ADJ	Samples
LM22675MRE-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 5.0	Samples
LM22675MRE-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 ADJ	Samples
LM22675MRX-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 5.0	Samples
LM22675MRX-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 ADJ	Samples
LM22675QMR-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 Q5.0	Samples
LM22675QMR-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 QADJ	Samples
LM22675QMRE-5.0/NOPB	ACTIVE	SO PowerPAD	DDA	8	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 Q5.0	Samples
LM22675QMRE-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 QADJ	Samples
LM22675QMRX-ADJ/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L22675 QADJ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

10-Dec-2020

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 13-May-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM22675MRE-5.0/NOPB	SO PowerPAD	DDA	8	250	178.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22675MRE-ADJ/NOPB	SO PowerPAD	DDA	8	250	178.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22675MRX-5.0/NOPB	SO PowerPAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22675MRX-ADJ/NOPB	SO PowerPAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22675QMRE-5.0/ NOPB	SO PowerPAD	DDA	8	250	178.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22675QMRE- ADJ/NOPB	SO PowerPAD	DDA	8	250	178.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM22675QMRX- ADJ/NOPB	SO PowerPAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



www.ti.com 13-May-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM22675MRE-5.0/NOPB	SO PowerPAD	DDA	8	250	208.0	191.0	35.0
LM22675MRE-ADJ/NOPB	SO PowerPAD	DDA	8	250	208.0	191.0	35.0
LM22675MRX-5.0/NOPB	SO PowerPAD	DDA	8	2500	356.0	356.0	36.0
LM22675MRX-ADJ/NOPB	SO PowerPAD	DDA	8	2500	356.0	356.0	36.0
LM22675QMRE-5.0/NOPB	SO PowerPAD	DDA	8	250	208.0	191.0	35.0
LM22675QMRE- ADJ/NOPB	SO PowerPAD	DDA	8	250	208.0	191.0	35.0
LM22675QMRX- ADJ/NOPB	SO PowerPAD	DDA	8	2500	356.0	356.0	36.0

PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM22675MR-5.0/NOPB	DDA	HSOIC	8	95	495	8	4064	3.05
LM22675MR-ADJ/NOPB	DDA	HSOIC	8	95	495	8	4064	3.05
LM22675QMR-5.0/NOPB	DDA	HSOIC	8	95	495	8	4064	3.05
LM22675QMR-ADJ/NOPB	DDA	HSOIC	8	95	495	8	4064	3.05



PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司