TEXAS INSTRUMENTS

ISO7021 超低功耗双通道数字隔离器

1 特性

- 超低功耗
  - 每通道静态电流为 4.8μA (3.3V)
  - 100kbps 时的每通道电流为 15μA (3.3V)
  - 1Mbps 时的每通道电流为 120μA (3.3V)
- 稳健可靠的隔离栅
  - 预计寿命超过 100 年
  - 隔离额定值为 $3000V_{RMS}$
  - CMTI 典型值为 ±100kV/μs
- 宽电源电压范围：1.71V 到 1.89V 和 2.25V 到 5.5V
- 宽温度范围：-55°C 至 125°C
- 小型 8-SOIC 封装 (8-D)
- 信令速率：最高 4Mbps
- 默认输出*高电平* (ISO7021) 和*低电平* (ISO7021F) 选项
- 优异的电磁兼容性 (EMC)
  - 系统级 ESD、EFT 和浪涌抗扰性
  - 在整个隔离栅具有 ±8kV IEC 61000-4-2 接触放电保护
  - 超低辐射
- 安全相关认证：
  - DIN EN IEC 60747-17 (VDE 0884-17)
  - UL 1577 组件认证计划
  - IEC 62368-1、IEC 61010-1 和 GB 4943.1
  - IECEx（IEC 60079-0 和 IEC 60079-11）和 ATEX（EN IEC60079-0 和 EN 60079-11）

2 应用

- 4mA 至 20mA 环路供电式现场变送器
- 工厂自动化和过程控制
- 低功耗 GPIO、UART 隔离

简化版应用原理图

3 说明

ISO7021 器件是一种可用于隔离 CMOS 或 LVCMOS 数字 I/O 的超低功耗多通道 数字隔离器。每条隔离通道的逻辑输入和输出缓冲器均由双电容二氧化硅 (SiO_2) 绝缘栅相隔离。基于边缘的创新架构与开关键控调制方案相结合，使这些隔离器具有非常低的功耗，同时符合 UL1577 规定的 $3000V_{RMS}$ 隔离额定值。该器件的每通道动态电流消耗低于 120μA/Mbps，并且 3.3V 时每通道静态电流消耗为 4.8μA，从而允许在功耗和热性能受限的系统设计中使用 ISO7021。

该器件可在低至 1.71V 和高达 5.5V 的电压下工作，并可在隔离栅的每一侧采用不同电源电压的情况下实现完整功能。双通道隔离器采用窄体 8-SOIC 封装，具有一个正向通道和一个反向通道。该器件具有默认输出高电平和低电平选项。如果输入功率或信号出现损失，不具有 F 后缀的 ISO7021 器件 默认输出*高电平*，具有 F 后缀的 ISO7021F 器件默认输出*低电平*。请参阅器件功能模式 部分以了解详情。

器件信息

器件型号	封装[1]	封装尺寸[2]
ISO7021	SOIC (8-D)	4.90mm × 6.00mm

(1) 如需了解更多信息，请参阅节 14。
(2) 封装尺寸（长 × 宽）为标称值，并包括引脚（如适用）。

电压为 **3.3V** 时的数据速率与功耗间的关系

Table of Contents

Product Folder Links: **ISO7021**

English Data Sheet: SLLSFA0

4 Device Comparison Table

表 4-1. Device Features

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION
ISO7021	1 Forward, 1 Reverse	4Mbps	High	SOIC-8	$3000V_{RMS}$ / $4242V_{PK}$
ISO7021 with F suffix	1 Forward, 1 Reverse	4Mbps	Low	SOIC-8	$3000V_{RMS}$ / $4242V_{PK}$

5 Pin Configuration and Functions

Pin Functions

图 5-1. D Package 8-Pin SOIC Top View

PIN		Type[1]	DESCRIPTION
NAME	NO.		
GND1	4	—	Ground connection for V_{CC1}
GND2	5	—	Ground connection for V_{CC2}
INA	7	I	Input, channel A
INB	3	I	Input, channel B
OUTA	2	O	Output, channel A
OUTB	6	O	Output, channel B
V_{CC1}	1	—	Power supply, side 1
V_{CC2}	8	—	Power supply, side 2

(1)   I = Input, O = Output

Product Folder Links: ISO7021

English Data Sheet: SLLSFA0

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1] [2] [3]

		MIN	MAX	UNIT
Supply Voltage	V_{CC1} to GND1	-0.5	6	V
	V_{CC2} to GND2	-0.5	6	
Input/Output Voltage	INx to GNDx	-0.5	V_{CCX} + 0.5	V
	OUTx to GNDx	-0.5	V_{CCX} + 0.5	
Output Current	Io	-15	15	mA
Temperature	Operating junction temperature, T_J		150	°C
	Storage temperature, T_{stg}	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values

(3) Maximum voltage must not exceed 6V.

6.2 ESD Ratings

[1] [2]

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]	±6000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins[2]	±1500	
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test[3] [4]	±8000	

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

(3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.

(4) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

Product Folder Links: **ISO7021**

English Data Sheet: SLLSFA0

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{CC1} [1]	Supply Voltage Side 1	V_{CCO} [2] = 1.8V	1.71		1.89	V
V_{CC1} [1]	Supply Voltage Side 1	V_{CCO} = 2.5V to 5V	2.25		5.5	V
V_{CC2} [1]	Supply Voltage Side 2	V_{CCO} = 1.8V	1.71		1.89	V
V_{CC2} [1]	Supply Voltage Side 2	V_{CCO} = 2.5V to 5V	2.25		5.5	V
V_{IH}	High level Input voltage		0.7 x V_{CCI}		V_{CCI}	V
V_{IL}	Low level Input voltage		0		0.3 x V_{CCI}	V
I_{OH}	High level output current	V_{CCO} = 5V	-4			mA
		V_{CCO} = 3.3V	-2			mA
		V_{CCO} = 2.5V	-1			mA
		V_{CCO} = 1.8V	-1			mA
I_{OL}	Low level output current	V_{CCO} = 5V			4	mA
		V_{CCO} = 3.3V			2	mA
		V_{CCO} = 2.5V			1	mA
		V_{CCO} = 1.8V			1	mA
DR	Data Rate		0		4	Mbps
T_A	Ambient temperature		-55		125	°C

(1) V_{CC1} and V_{CC2} can be set independent of one another
(2) V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}

6.4 Thermal Information

		ISO7021	UNIT
THERMAL METRIC[1]		**D (SOIC)**	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	28.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	2.3	°C/W
ψ_{JB}	Junction-to-board characterization parameter	42.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	°C/W

(1)   For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation (both sides)	V_{CC1} = V_{CC2} = 5.5V, T_J = 150°C, C_L = 15pF, Input a 2MHz 50% duty cycle square wave			8.4	mW
P_{D1}	Maximum power dissipation (side-1)				4.2	mW
P_{D2}	Maximum power dissipation (side-2)				4.2	mW

6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	SPECIFICATIONS 8-D	UNIT
IEC 60664-1				
CLR	External clearance[1]	Side 1 to side 2 distance through air	4	mm
CPG	External creepage[1]	Side 1 to side 2 distance across package surface	4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	µm
CTI	Comparative tracking index	IEC 60112; UL 746A	>600	V
	Material Group	According to IEC 60664-1	I	
	Overvoltage category	Rated mains voltage ⩽ 150V_{RMS}	I-IV	
		Rated mains voltage ⩽ 300V_{RMS}	I-III	
DIN EN IEC 60747-17 (VDE 0884-17)				
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	V_{PK}
V_{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test;	400	V_{RMS}
		DC voltage	566	V_{DC}
V_{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1s (100% production)	4242	V_{PK}
V_{IMP}	Maximum impulse voltage[2]	Tested in air, 1.2/50 µs waveform per IEC 62368-1	5000	V_{PK}
V_{IOSM}	Maximum surge isolation voltage[3]	$V_{IOSM} \geqslant 1.3 \times V_{IMP}$; Tested in oil (qualification test), 1.2/50 µs waveform per IEC 62368-1	10000	V_{PK}
q_{pd}	Apparent charge[4]	Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10s$	⩽ 5	pC
		Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10s$	⩽ 5	
		Method b: At routine test (100% production); $V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1s$; $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1s$ (method b1) or $V_{pd(m)} = V_{ini}$, $t_m = t_{ini}$ (method b2)	⩽ 5	
C_{IO}	Barrier capacitance, input to output[5]	$V_{IO} = 0.4 \times \sin(2\pi ft)$, f = 1MHz	1	pF
R_{IO}	Insulation resistance, input to output[5]	$V_{IO} = 500V$, $T_A = 25°C$	> 10^{12}	Ω
		$V_{IO} = 500V$, $100°C \leqslant T_A \leqslant 150°C$	> 10^{11}	
		$V_{IO} = 500V$ at $T_S = 150°C$	> 10^9	
	Pollution degree		2	
	Climatic category		55/125/21	
UL 1577				
V_{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO}$, t = 60s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$, t = 1s (100% production)	3000	V_{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
(2) Testing is carried out in air to determine the surge immunity of the package.
(3) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
(4) Apparent charge is electrical discharge caused by a partial discharge (pd).
(5) All pins on each side of the barrier tied together creating a two-pin device.

Product Folder Links: *ISO7021*

English Data Sheet: SLLSFA0

6.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV	IECEx / ATEX
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 62368-1 and IEC 61010-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1	Certified according to EN 62368-1 and EN 61010-1	Certified for use in intrinsic safety (IS) to IS applications under ATEX and IECEx.
Maximum transient isolation voltage, $4242V_{PK}$; Maximum repetitive peak isolation voltage, $566V_{PK}$; Maximum surge isolation voltage, $10000V_{PK}$	$3000V_{RMS}$ insulation rating; $400V_{RMS}$ basic insulation working voltage per CSA 62368-1 and IEC 62368-1; $300V_{RMS}$ basic insulation working voltage per CSA 61010-1 and IEC 61010-1	Single protection, $3000V_{RMS}$	Basic insulation, Altitude $\leqslant$ 5000m, Tropical Climate, $250V_{RMS}$ maximum working voltage	$3000V_{RMS}$ insulation per EN 62368-1 up to basic working voltage of $400V_{RMS}$ and EN 61010-1 up to basic working voltage of $300V_{RMS}$	ATEX: EN IEC60079-0:2018 and EN 60079-11:2012 IECEx:IEC 60079-0:2017 (7th Ed) and IEC60079-11:2011 (6th Ed) Markings: II 1G Ex ia IIC Ga See the 节 9.1.2
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC21001305151	Client ID number: 77311	IECEx certificate: IECEx CSA 20.012U ATEX certificate: CSANe 20ATEX2090U

6.8 Safety Limiting Values

Safety limiting[1] intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
D-8 PACKAGE						
I_S	Safety input, output, or supply current	$R_{\theta JA}$ = 94.3°C/W, V_I = 5.5V, T_J = 150°C, T_A = 25°C			241	mA
		$R_{\theta JA}$ = 94.3°C/W, V_I = 3.6V, T_J = 150°C, T_A = 25°C			368	mA
		$R_{\theta JA}$ = 94.3°C/W, V_I = 2.75V, T_J = 150°C, T_A = 25°C			482	
		$R_{\theta JA}$ = 94.3°C/W, V_I = 1.89V, T_J = 150°C, T_A = 25°C			701	mA
P_S	Safety input, output, or total power	$R_{\theta JA}$ = 94.3°C/W, T_J = 150°C, T_A = 25°C			1325	mW
T_S	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S must not be exceeded. These limits vary with the ambient temperature, T_A.
The junction-to-air thermal resistance, $R_{\theta JA}$, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:
$T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.
$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.
$P_S = I_S \times V_I$, where V_I is the maximum input voltage.

6.9 Electrical Characteristics 5V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IT+(IN)}$	Rising input switching threshold				$0.7 \times V_{CCI}$ [1]	V
$V_{IT-(IN)}$	Falling input switching threshold		$0.3 \times V_{CCI}$			V
V_{OH}	High-level output voltage	I_{OH} = -4mA	V_{CCO} - 0.4			V
V_{OL}	Low-level output voltage	I_{OL} = 4mA			0.4	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$			V
I_{IH}	High-level input current	V_{IH} = V_{CCI} [1] at INx			1	µA
I_{IL}	Low-level input current	V_{IL} = 0V at INx	-1			µA
CMTI	Common mode transient immunity	V_I = V_{CC} or 0V, V_{CM} = 1200V	50	100		kV/µs
C_i	Input Capacitance [2]	V_I = V_{CC}/ 2 + 0.4×sin(2 π ft), f = 2MHz, V_{CC} = 5V		2		pF

(1) V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}
(2)   Measured from input pin to same side ground.

6.10 Supply Current Characteristics 5V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7021						
Supply current - DC signal	V_I = V_{CC1} (ISO7021); V_I = 0V (ISO7021 with F suffix)	I_{CC1}		5.9	11.8	µA
		I_{CC2}		5.9	11.8	µA
	V_I = 0V (ISO7021); V_I = V_{CC1} (ISO7021 with F suffix)	I_{CC1}		6.5	11.9	µA
		I_{CC2}		6.5	11.9	µA
Supply current - AC signal	10kbps, No Load	I_{CC1}		7.2	12.2	µA
		I_{CC2}		7.2	12.2	µA
	100kbps, No Load	I_{CC1}		15.9	27.7	µA
		I_{CC2}		15.9	27.7	µA
	1Mbps, No Load	I_{CC1}		129.0	175.0	µA
		I_{CC2}		129.0	175.0	µA
Total Supply Current Per Channel	V_I = V_{CC1} (ISO7021); V_I = 0V (ISO7021 with F suffix)	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		5.9	11.4	µA
	V_I = 0V (ISO7021); V_I = V_{CC1} (ISO7021 with F suffix)	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		6.5	11.8	µA
	10kbps, No Load	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		7.2	12.2	µA
	100kbps, No Load	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		15.9	27.8	µA
	1Mbps, No Load	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		129.0	175.0	µA

Product Folder Links: **ISO7021**

English Data Sheet: SLLSFA0

6.11 Electrical Characteristics 3.3V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IT+(IN)}$	Rising input switching threshold				$0.7 \times V_{CCI}$ [1]	V
$V_{IT-(IN)}$	Falling input switching threshold			$0.3 \times V_{CCI}$		V
V_{OH}	High-level output voltage	I_{OH} = -2mA	V_{CCO} - 0.3			V
V_{OL}	Low-level output voltage	I_{OL} = 2mA			0.3	V
$V_{I(HYS)}$	Input threshold voltage hysteresis			$0.1 \times V_{CCI}$		V
I_{IH}	High-level input current	V_{IH} = V_{CCI} [1] at INx			1	µA
I_{IL}	Low-level input current	V_{IL} = 0V at INx	-1			µA
CMTI	Common mode transient immunity	V_I = V_{CC} or 0V, V_{CM} = 1200V	50	100		kV/µs
C_i	Input Capacitance[2]	V_I = V_{CC}/ 2 + 0.4×sin(2π ft), f = 2MHz, V_{CC} = 3.3V		2		pF

(1) V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}
(2)   Measured from input pin to same side ground.

6.12 Supply Current Characteristics 3.3V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7021						
Supply current - DC signal	V_I = V_{CC1} (ISO7021); V_I = 0V (ISO7021 with F suffix)	I_{CC1}		4.8	7.8	µA
		I_{CC2}		4.8	7.8	µA
	V_I = 0V (ISO7021); V_I = V_{CC1} (ISO7021 with F suffix)	I_{CC1}		5.2	8.4	µA
		I_{CC2}		5.2	8.4	µA
Supply current - AC signal	10kbps, No Load	I_{CC1}		5.7	8.8	µA
		I_{CC2}		5.7	8.8	µA
	100kbps, No Load	I_{CC1}		15.0	23.0	µA
		I_{CC2}		15.0	23.0	µA
	1Mbps, No Load	I_{CC1}		120.0	153.0	µA
		I_{CC2}		120.0	155.0	µA
Total Supply Current Per Channel	V_I = V_{CC1} (ISO7021); V_I = 0V (ISO7021 with F suffix)	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		4.8	7.8	µA
	V_I = 0V (ISO7021); V_I = V_{CC1} (ISO7021 with F suffix)	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		5.2	8.4	µA
	10kbps, No Load	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		5.7	8.8	µA
	100kbps, No Load	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		15.0	23.0	µA
	1Mbps, No Load	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		120.0	153.0	µA

Product Folder Links: **ISO7021**

English Data Sheet: SLLSFA0

6.13 Electrical Characteristics 2.5V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IT+(IN)}$	Rising input switching threshold				$0.7 \times V_{CCI}$ [1]	V
$V_{IT-(IN)}$	Falling input switching threshold			$0.3 \times V_{CCI}$		V
V_{OH}	High-level output voltage	I_{OH} = -1mA		V_{CCO} - 0.2		V
V_{OL}	Low-level output voltage	I_{OL} = 1mA			0.2	V
$V_{I(HYS)}$	Input threshold voltage hysteresis			$0.1 \times V_{CCI}$		V
I_{IH}	High-level input current	$V_{IH} = V_{CCI}$ [1] at INx			1	µA
I_{IL}	Low-level input current	V_{IL} = 0V at INx		-1		µA
CMTI	Common mode transient immunity	$V_I = V_{CC}$ or 0V, V_{CM} = 1200V	50	100		kV/µs
C_i	Input Capacitance[2]	$V_I = V_{CC}/ 2 + 0.4 \times \sin(2\pi ft)$, f = 2MHz, V_{CC} = 2.5V		2		pF

(1) V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}
(2)   Measured from input pin to same side ground.

6.14 Supply Current Characteristics 2.5V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7021						
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7021); V_I = 0V (ISO7021 with F suffix)	I_{CC1}		4.4	6.9	µA
		I_{CC2}		4.3	6.9	µA
	V_I = 0V (ISO7021); $V_I = V_{CC1}$ (ISO7021 with F suffix)	I_{CC1}		4.8	7.4	µA
		I_{CC2}		4.8	7.4	µA
Supply current - AC signal	10kbps, No Load	I_{CC1}		5.0	7.8	µA
		I_{CC2}		5.0	7.8	µA
	100kbps, No Load	I_{CC1}		12.4	21.2	µA
		I_{CC2}		12.4	21.2	µA
	1Mbps, No Load	I_{CC1}		112.0	144.0	µA
		I_{CC2}		113.0	144.0	µA
Total Supply Current Per Channel	$V_I = V_{CC1}$ (ISO7021); V_I = 0V (ISO7021 with F suffix)	$I_{CC1(ch)} + I_{CC2(ch)}$		4.4	6.9	µA
	V_I = 0V (ISO7021); $V_I = V_{CC1}$ (ISO7021 with F suffix)	$I_{CC1(ch)} + I_{CC2(ch)}$		4.8	7.4	µA
	10kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		5.0	7.8	µA
	100kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		12.4	21.2	µA
	1Mbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		113.0	144.0	µA

Product Folder Links: *ISO7021*

English Data Sheet: SLLSFA0

6.15 Electrical Characteristics 1.8V Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IT+(IN)}$	Rising input switching threshold				0.7 x V_{CCI} [1]	V
$V_{IT-(IN)}$	Falling input switching threshold		0.3 x V_{CCI}			V
V_{OH}	High-level output voltage	I_{OH} = -1mA	V_{CCO} - 0.2			V
V_{OL}	Low-level output voltage	I_{OL} = 1mA			0.2	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		0.1 x V_{CCI}			V
I_{IH}	High-level input current	V_{IH} = V_{CCI} [1] at INx			1	µA
I_{IL}	Low-level input current	V_{IL} = 0V at INx	-1			µA
CMTI	Common mode transient immunity	V_I = V_{CC} or 0V, V_{CM} = 1200V	50	100		kV/µs
C_i	Input Capacitance[2]	V_I = V_{CC}/ 2 + 0.4×sin(2 π ft), f = 2MHz, V_{CC} = 1.8V		2		pF

(1) V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}
(2)   Measured from input pin to same side ground.

6.16 Supply Current Characteristics 1.8V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7021						
Supply current - DC signal	V_I = V_{CC1} (ISO7021); V_I = 0V (ISO7021 with F suffix)	I_{CC1}		3.4	5.7	µA
		I_{CC2}		3.4	5.7	µA
	V_I = 0V (ISO7021); V_I = V_{CC1} (ISO7021 with F suffix)	I_{CC1}		3.8	6.2	µA
		I_{CC2}		3.8	6.2	µA
Supply current - AC signal	10kbps, No Load	I_{CC1}		4.1	6.7	µA
		I_{CC2}		4.1	6.7	µA
	100kbps, No Load	I_{CC1}		9.9	19.3	µA
		I_{CC2}		9.9	19.3	µA
	1Mbps, No Load	I_{CC1}		90.0	134.0	µA
		I_{CC2}		90.0	134.0	µA
Total Supply Current Per Channel	V_I = V_{CC1} (ISO7021); V_I = 0V (ISO7021 with F suffix)	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		3.4	5.7	µA
	V_I = 0V (ISO7021); V_I = V_{CC1} (ISO7021 with F suffix)	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		3.8	6.2	µA
	10kbps, No Load	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		3.9	6.7	µA
	100kbps, No Load	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		9.9	19.3	µA
	1Mbps, No Load	$I_{CC1(ch)}$ + $I_{CC2(ch)}$		90.0	134.0	µA

6.17 Switching Characteristics

V_{CC1}, V_{CC2} = 1.71 V to 1.89 V or 2.25 V to 5.5 V (over recommended operating conditions unless otherwise noted)

| PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See 图 7-1		140	165	ns
$t_{P(dft)}$	Propagation delay drift			15		ps/℃
t_{UI}	Minimum pulse width	See 图 7-1	250			ns
PWD	Pulse width distortion				10	ns
$t_{sk(o)}$	Channel to channel output skew time				10	ns
$t_{sk(p-p)}$	Part to part skew time				70	ns
t_r	Output signal rise time	V_{CC} = 1.71V to 1.9V, See 图 7-1			8	ns
		V_{CC} = 2.25V to 5.5V, See 图 7-1			5	ns
t_f	Output signal fall time	V_{CC} = 1.71V to 1.9V, See 图 7-1			8	ns
		V_{CC} = 2.25V to 5.5V, See 图 7-1			5	ns
t_{DO}	Default output delay time from input power loss	See 图 7-2		400	750	μs
t_{PU}	Time from UVLO to valid output data		1		5	ms
F_R	Refresh rate		5	10		kbps

Product Folder Links: **ISO7021**

English Data Sheet: SLLSFA0

7 Parameter Measurement Information

A. The input pulse is supplied by a generator having the following characteristics: PRR $\leqslant$ 50kHz, 50% duty cycle, $t_r \leqslant$ 3ns, $t_f \leqslant$ 3ns, Z_O = 50Ω. At the input, a 50Ω resistor is required to terminate Input Generator signal. The 50Ω resistor is not needed in the actual application.

B. C_L = 15pF and includes instrumentation and fixture capacitance within ±20%.

图 7-1. Switching Characteristics Test Circuit and Voltage Waveforms

A. C_L = 15pF and includes instrumentation and fixture capacitance within ±20%.

B. Power Supply Ramp Rate = 10mV/ns

图 7-2. Default Output Delay Time Test Circuit and Voltage Waveforms

A. C_L = 15pF and includes instrumentation and fixture capacitance within ±20%.

图 7-3. Common-Mode Transient Immunity Test Circuit

8 Detailed Description

8.1 Overview

The ISO7021 device uses edge encoding of data with an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide isolation barrier. The transmitter uses a high frequency carrier signal to pass data across the barrier representing a signal edge transition. Using this method achieves very low power consumption and high immunity. The receiver demodulates the carrier signal after advanced signal conditioning and produces the output through a buffer stage. For low data rates, a refresh logic option is available to make sure the output state matches the input state. Advanced circuit techniques are used to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, 图 8-2, shows a functional block diagram of a typical channel.

8.2 Functional Block Diagram

图 **8-1. Conceptual Block Diagram of a Digital Capacitive Isolator**

Product Folder Links: *ISO7021*

English Data Sheet: SLLSFA0

图 8-2. Conceptual Block Diagram of a Digital Capacitive Isolator

8.3 Feature Description

8.3.1 Refresh

The ISO7021 uses an edge based encoding scheme to transfer an input signal change across the isolation barrier versus sending across the DC state. The built in refresh function consistently validates that the DC output state of each isolator channel matches the DC input state. An internal watchdog timer monitors for activity on the individual inputs and transmits the logic state when there is no input signal transition for more than 100µs. This design verifies that the input and output state of the isolator always match.

8.3.2 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO70xx family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by providing purely differential internal operation.

The device has no issue being able to meet either CISPR 22 Class A and CISPR22 Class B standards in an unshielded environment.

8.4 Device Functional Modes

表 8-1 shows the functional modes for the device.

表 8-1. Function Table

V_{CCI} [1]	V_{CCO}	INPUT (INx)[3]	OUTPUT (OUTx)	COMMENTS
PU	PU	H	H	Normal Operation: A channel output assumes the logic state of the input.
		L	L	
		X	Default	The channel output assumes the selected default option.
PD	PU	X	Default	When V_{CCI} is unpowered, a channel output assumes the logic state based on the selected default option. Default is *High* for the device without the F suffix and *Low* for device with the F suffix. When V_{CCI} transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When V_{CCI} transitions from powered-up to unpowered, channel output assumes the selected default state.
X	PD	X	Undetermined	When V_{CCO} is unpowered, a channel output is undetermined and tri-state[2]. When V_{CCO} transitions from unpowered to powered-up, a channel output assumes the selected default option.

(1) V_{CCI} = Input-side V_{CC}; V_{CCO} = Output-side V_{CC}; PU = Powered up ($V_{CC} \geqslant 1.54V$); PD = Powered down ($V_{CC} \leqslant 1.54$); X = Irrelevant; H = High level; L = Low level; Z = High Impedance.
(2)   The outputs are in undetermined state when $1.54V < V_{CCI}, V_{CCO} < 1.54V$.
(3)   A strongly driven input signal can weakly power the floating V_{CC} through an internal protection diode and cause undetermined output.

8.4.1 Device I/O Schematics

图 8-3. Device I/O Schematics

Product Folder Links: **ISO7021**

English Data Sheet: SLLSFA0

9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO7021 device is an ultra-low power digital isolator. The device uses single-ended CMOS-logic switching technology. The voltage range is from 1.71V to 1.89V and 2.25V to 5.5V for both supplies, V_{CC1} and V_{CC2}, and can be set irrespective of one another. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μC or UART), and a data converter or a line transceiver, regardless of the interface type or standard. See *Isolated power and data interface for low-power applications reference design* TI Design for detailed information on designing the ISO70xx in low-power applications.

9.1.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; see 图 9-1 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm) and a minimum insulation lifetime of 20 years. VDE standard also requires additional safety margin of 20% for working voltage and 50% for insulation lifetime which translates into minimum required life time of 30 years.

图 9-2 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of these devices is $400V_{RMS}$ with a lifetime of >100 years. Other factors, such as package size, pollution degree, material group, and so forth can further limit the working voltage of the component. The working voltage of the D-8 package is specified up to $400V_{RMS}$. At the lower working voltages, the corresponding insulation barrier life time is much longer.


图 9-1. Test Setup for Insulation Lifetime Measurement

图 **9-2. Insulation Lifetime Projection Data**

Product Folder Links: *ISO7021*

English Data Sheet: SLLSFA0

9.1.2 Intrinsic Safety

The ISO7021 supports Intrinsically Safe (IS) to IS applications and carry IECEx and ATEX certifications. These devices do not currently support IS to non-IS galvanic isolation applications due to the minimum insulation thickness requirements of IEC 60079-11.

9.1.2.1 Schedule of Limitations

These components are certified to comply with IEC 60079-0, Edition 7, IEC 60079-11, Edition 6, EN IEC60079-0:2018 and EN 60070-11:2012. When one of these components is used in an equipment, the component is to be soldered on a PCB inside a suitable enclosure and re-evaluated as an equipment. The operating temperature range of these components is -55°C to 85°C. The creepage and clearance distances across the isolating component have been evaluated, but the distance to other circuitry remain the responsibility of the user of the final equipment.

This assembly is an isolating component between separate intrinsically safe circuits. The assembly must be connected to suitably certified intrinsically safe circuits considering the entity parameters and temperature ratings in the application scenario shown in 表 9-1.

表 9-1. Entity Parameters and Temperature Ratings

APPLICATION	ENTITY PARAMETERS SIDE 1	ENTITY PARAMETERS SIDE 2	AMBIENT TEMPERATURE RANGE	MAXIMUM COMPONENT TEMPERATURE
IS to IS	Ui = 50V	Ui = 50V	-55°C to 85°C	183°C
	Ii = 300mA	Ii = 300mA		
	Pi = 1.0W	Pi = 1.0W		
	Li = 0H	Li = 0H		
	Ci = 4pF	Ci = 4pF		

9.2 Typical Application

图 9-3 shows the isolated UART.

图 9-3. Isolated UART for a Temperature Field Transmitter

Product Folder Links: *ISO7021*

English Data Sheet: SLLSFA0

9.2.1 Design Requirements

To design with these devices, use the parameters listed in 表 9-2.

表 **9-2. Design Parameters**

PARAMETER	VALUE
Supply voltage, V_{CC1} and V_{CC2}	1.71V to 1.89V or 2.25V to 5.5V
Decoupling capacitor between V_{CC1} and GND1	0.1μF
Decoupling capacitor from V_{CC2} and GND2	0.1μF

9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the device only require two external bypass capacitors to operate.

图 **9-4. Typical ISO7021 Circuit Hook-up**

Product Folder Links: *ISO7021*

English Data Sheet: SLLSFA0

9.2.3 Application Curves

The following typical eye diagrams of the device indicates wide open eye at the maximum data rate of 4Mbps.

图 **9-5. Eye Diagram at 4Mbps PRBS 2^{16} – 1, 1.8V and 25°C**

图 9-6. Eye Diagram at 4Mbps PRBS 2^{16} – 1, 5V and 25°C

10 Power Supply Recommendations

Put a 0.1 μF bypass capacitor at the input and output supply pins (V_{CC1} and V_{CC2}) to make sure that operation is reliable at data rates and supply voltage. Put the capacitors as near to the supply pins as possible. If only one primary-side power supply is available in an application, use a transformer driver to help generate the isolated power for the secondary-side. Texas Instruments recommends the SN6501 device or SN6505A device. Refer to the *SN6501 Transformer Driver for Isolated Power Supplies* data sheet or *SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies* data sheet for detailed power supply design and transformer selection recommendations.

Product Folder Links: *ISO7021*

English Data Sheet: SLLSFA0

11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see 图 11-1). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/in^2.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the layers symmetrical. This makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

Refer to the *Digital Isolator Design Guide* for detailed layout recommendations.

11.1.1 PCB Material

For digital circuit boards operating at less than 150Mbps, (or rise and fall times greater than 1ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

11.2 Layout Example

图 **11-1. Recommended Layer Stack**

Product Folder Links: *ISO7021*

English Data Sheet: SLLSFA0

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:
- Texas Instruments, *Digital Isolator Design Guide*, application note
- Texas Instruments, *Isolation Glossary*, application note
- Texas Instruments, *ADS1220 4-Channel, 2-kSPS, Low-Power, 24-Bit ADC with Integrated PGA and Reference*, data sheet
- Texas Instruments, *ADS122U04 24-Bit, 4-Channel, 2-kSPS, Delta-Sigma ADC With UART Interface*, data sheet
- Texas Instruments, *ADS124S0x Low-Power, Low-Noise, Highly Integrated, 6- and 12-Channel, 4-kSPS, 24-Bit, Delta-Sigma ADC with PGA and Voltage Reference*, data sheet
- Texas Instruments, *Uniquely Efficient Isolated DC/DC Converter for Ultra-Low Power and Low-Power Applications*, Design Guide
- Texas Instruments, *SN6501 Transformer Driver for Isolated Power Supplies*, data sheet
- Texas Instruments, *SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies, data sheet*
- Texas Instruments, *Isolated power and data interface for low-power applications reference design*, Design Guide

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的使用条款。

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

12.5 静电放电警告

静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 术语表

TI 术语表　　　　本术语表列出并解释了术语、首字母缩略词和定义。

Product Folder Links: **ISO7021**

English Data Sheet: SLLSFA0

13 Revision History

注：以前版本的页码可能与当前版本的页码不同

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO7021D	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7021
ISO7021DR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7021
ISO7021FD	Active	Production	SOIC (D) | 8	75 | TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7021F
ISO7021FDR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7021F

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Reel Diameter

Reel Width (W1)

TAPE DIMENSIONS

K0 · P1 · W · B0 · Cavity · A0

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

Q1 | Q2
Q3 | Q4

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7021DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7021FDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7021DR	SOIC	D	8	2500	350.0	350.0	43.0
ISO7021FDR	SOIC	D	8	2500	367.0	367.0	38.0

TUBE

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO7021D	D	SOIC	8	75	505.46	6.76	3810	4
ISO7021FD	D	SOIC	8	75	505.46	6.76	3810	4

.228-.244   TYP
[5.80-6.19]

PIN 1 ID AREA

6X   .050
[1.27]

8

2X

.150
[3.81]

1

.189-.197
[4.81-5.00]
NOTE 3

4

5

8X .012-.020
[0.31-0.51]

⊕ .010 [0.25] Ⓜ C A B

.150-.157
[3.81-3.98]
NOTE 4

A

B

C

SEATING PLANE

⌒ .004 [0.1] C

4X (0°-15°)

.069 MAX
[1.75]

SEE DETAIL A

4X (0°-15°)

.005-.010   TYP
[0.13-0.25]

.010
[0.25]

0°- 8°

.016-.050
[0.41-1.27]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214825/C   02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
   Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

8X (.061)
[1.55]

1

8X (.024)
[0.6]

6X (.050)
[1.27]

4

SYMM
℄

SEE
DETAILS

8

SYMM
℄

(R.002) TYP
[0.05]

5

(.213)
[5.4]

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL — SOLDER MASK
OPENING

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

**NON SOLDER MASK
DEFINED**

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

.0028 MIN
[0.07]
ALL AROUND

**SOLDER MASK
DEFINED**

SOLDER MASK DETAILS

4214825/C   02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061)
[1.55]

SYMM

1

8X (.024)
[0.6]

SYMM

8

6X (.050)
[1.27]

4

5

(R.002) TYP
[0.05]

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C   02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI"按原样"提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。