

ISOx5 隔离式 3.3V 半双工和全双工 RS-485 收发器

1 特性

- 符合或超出 TIA/EIA RS-485 的要求
- 1/8 单位负载，一条总线上多达 256 个节点
- 信号传输速率高达 1Mbps
- 热关断保护
- 低总线电容 - 16pF (典型值)
- 50kV/ μ s 典型瞬态抗扰度
- 针对总线开路、短路及空闲状态的失效防护接收器
- 可耐受 5V 电压的 3.3V 输入
- 安全及管理批准
 - 符合 DIN EN IEC 60747-17 (VDE 0884-17) 标准的 4000V_{PK} V_{IOTM}, 560V_{PK} V_{IORM}
 - 符合 UL 1577 标准的 2500V_{RMS} 隔离额定值
 - 符合 CSA 62368-1 标准的 2500V_{RMS} 隔离额定值。

2 应用

- 安全系统
- 化学品生产
- 工厂自动化
- 电机和运动控制
- HVAC 及楼宇自动化网络
- 联网安检站

3 说明

ISO15 是一款隔离式半双工差分线路收发器，而 ISO35 是一款适用于 TIA/EIA 485/422 应用的隔离式全双工差分线路驱动器和接收器。ISO15M 和 ISO35M 具有更宽的环境温度范围，为 -55°C 至 125°C；而 ISO15 和 ISO35 在 -40°C 至 85°C 的额定工作温度范围工作。

由于接地环路断开，这类器件能够在多得多的共模电压范围内运行，非常适合于远距离传输线路。经测试，该器件的对称隔离栅可在总线收发器和逻辑电平接口之间提供符合 VDE 标准的 4000V_{PK} 隔离以及符合 UL 和 CSA 标准的 2500V_{RMS} 隔离。

所有带线缆的 I/O 都容易遭受来自各种信号源的电瞬态噪声影响。这些瞬态噪声如果具有足够的幅度和持续时间，就有可能导致收发器和/或邻近的敏感电路受到损坏。此类隔离器件能够显著地提高保护水平并降低昂贵控制电路受损的风险。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
ISO15	SOIC (16)	10.30mm x 7.50mm
ISO35		

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。





Table of Contents

1 特性	1	7 Parameter Measurement Information	14
2 应用	1	8 Detailed Description	18
3 说明	1	8.1 Overview.....	18
4 Revision History	2	8.2 Functional Block Diagrams.....	18
5 Pin Configuration and Functions	4	8.3 Device Functional Modes.....	18
6 Specifications	5	9 Application and Implementation	22
6.1 Absolute Maximum Ratings.....	5	9.1 Application Information.....	22
6.2 ESD Ratings.....	5	9.2 Typical Application.....	22
6.3 Recommended Operating Conditions.....	5	10 Layout	24
6.4 Thermal Information.....	7	10.1 Layout Guidelines.....	24
6.5 Power Ratings.....	7	10.2 Layout Example.....	25
6.6 Insulation Specifications.....	7	11 Device and Documentation Support	26
6.7 Safety-Related Certifications.....	8	11.1 Documentation Support.....	26
6.8 Safety Limiting Values.....	8	11.2 接收文档更新通知.....	26
6.9 Electrical Characteristics: Driver.....	9	11.3 支持资源.....	26
6.10 Electrical Characteristics: Receiver.....	9	11.4 Trademarks.....	26
6.11 Supply Current.....	11	11.5 静电放电警告.....	26
6.12 Switching Characteristics: Driver.....	12	11.6 术语表.....	26
6.13 Switching Characteristics: Receiver.....	12	13 Mechanical, Packaging, and Orderable Information	26
6.14 Insulation Characteristics Curves.....	13		
6.15 Typical Characteristics.....	13		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision G (March 2015) to Revision H (August 2023)	Page
• 将 CSA 标准更新为 CSA 62368-1，将 VDE 标准更新为 DIN EN IEC 60747-17 (VDE 0884-17).....	1
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• Updated Thermal Characteristics, Safety Limiting Values, and Thermal Derating Curves to provide more accurate system-level thermal calculations.....	7

Changes from Revision F (January 2012) to Revision G (October 2014)	Page
• 添加了 引脚配置和功能 部分、ESD 等级表、特性说明 部分、器件功能模式、应用和实施 部分、电源相关建议 部分、布局 部分、器件和文档支持 部分以及 机械、封装和可订购信息 部分.....	1
• 将 VDE 标准更改为 DIN V VDE V 0884-10 (VDE V 0884-10):2006-12.....	1

Changes from Revision E (April 2010) to Revision F (January 2012)	Page
• 将特性从 $4000V_{\text{peak}}$ $560V_{\text{peak}}$ V_{IORM} (IEC....修订版 2) 更改为 $4000V_{\text{PK}}$ V_{IOTM} , $560V_{\text{PK}}$ V_{IORM} , IEC 60747-5-2 (VDE 0884 , 修订版 2)	1
• 将说明从“经测试，...隔离。”更改为“经测试，该器件的对称隔离栅可在...接口之间提供符合 VDE 标准的 $4000V_{\text{PK}}$ 隔离以及符合 UL 和 CSA 标准的 $2500V_{\text{RMS}}$ 隔离。”	1
• Updated electrical and switching characteristics to match device performance.....	9

Changes from Revision D (March 2009) to Revision E (April 2010)	Page
• 向数据表添加了器件 ISO15M 和 ISO35M.....	1
• 将说明从“ISO15 和 ISO35 适用的温度范围为 -40°C 至 85°C。”更改为“ISO15M 和 ISO35M 具有更宽的环境温度范围，为 -55°C 至 125°C；而 ISO15 和 ISO35 在 -40°C 至 85°C 的额定工作温度范围工作。”	1
• Added the Driver output pins Note for 图 7-1 through 图 7-4	14
• Changed the Driver output pins Note for 图 7-5 through 图 7-6	14

Changes from Revision B (July 2008) to Revision C (December 2008)	Page
---	------

- | | |
|----------------------|---|
| • 添加了 IEC...已批准..... | 1 |
|----------------------|---|
-

Changes from Revision A (June 2008) to Revision B (July 2008)	Page
---	------

- | | |
|--|----|
| • 将 4000Vpeak 隔离更改为 4000Vpeak 隔离，560Vpeak VIORM UL 1577，IEC 60747-5-2 (VDE 0884，修订版 2) | 1 |
| • Changed 图 7-13, Full-Duplex Common-Mode Transient Immunity Test Circuit..... | 14 |
-

5 Pin Configuration and Functions




图 5-1. ISO35x DW Package
16-Pin SOIC
Top View




图 5-2. ISO15x DW Package
16-Pin SOIC
Top View

表 5-1. Pin Functions

NAME	PIN		I/O	DESCRIPTION
	ISO15x NO.	ISO35x NO.		
A	12	14	I/O	ISO15x: Noninverting bus input or output
			I	ISO35x: Noninverting bus input
B	13	13	I/O	ISO15x: Inverting bus input or output
			I	ISO35x: Inverting bus input
D	6	6	I	Driver input
DE	5	5	I	Driver logic-high enable input
GND1	2,7,8	2,7,8	—	Logic side ground; internally connected
GND2	9,10,15	9,10,15	—	Bus side ground; internally connected
NC	11,14	—	—	Not connected internally; may be left floating
R	3	3	O	Receiver output
RE	4	4	I	Receiver logic-low enable
V _{CC1}	1	1	—	Logic side power supply
V _{CC2}	16	16	—	Bus side power supply
Y	—	11	O	Noninverting bus output
Z	—	12	O	Inverting bus output

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC1}	Supply voltage, side 1 ⁽²⁾	-0.3	6	V
V _{CC2}	Supply voltage, side 2 ⁽²⁾	-0.3	6	V
V _O	Voltage at any bus I/O terminal	-9	14	V
V _{it}	Voltage input, transient pulse, A, B, Y, and Z (through 100Ω, see Figure 13)	-50	50	V
V _I	Voltage input at any D, DE or RE terminal	-0.5	6	V
I _O	Receiver output current	-10	10	mA
T _J	Junction temperature		150	°C
T _{STG}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus pins and GND1	±6000	V
V _(ESD)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus pins and GND2	±16000	V
V _(ESD)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins	±4000	V
V _(ESD)	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾		±1000	V
V _(ESD)	Machine model ANSI/ESDS5.2-1996		±200	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{CC1}	Supply Voltage, Side 1	3.15	3.3	3.6	V
V _{CC2}	Supply Voltage, Side 2	3.15	3.3	3.6	V
V _{OC}	Common Mode voltage at any bus terminal: A or B	-7		12	V
V _{IH}	High-level input voltage (D, DE, RE inputs)	2		V _{CC1}	V
V _{IL}	Low-level input voltage (D, DE, RE inputs)	0		0.8	V
V _{ID}	Differential input voltage, A with respect to B	-12		12	V
R _L	Differential load resistance	54	60		Ω
I _O	Output current, Driver	-60		60	mA
1/t _{UI}	Signaling rate ISO15x and ISO35x			1	Mbps
T _A	Operating ambient temperature (ISO15 and ISO35)	-40	25	85	°C
	Operating ambient temperature (ISO15M and ISO35M)	-55	25	125	°C

		MIN	TYP	MAX	UNIT
T _J	Operating junction temperature (ISO15 and ISO35)	-40		150	°C
	Operating junction temperature (ISO15M and ISO35M)	-55		150	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISO15, ISO35	UNIT
		DW (SOIC)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	79.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	39.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	11.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	44	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

6.5 Power Ratings

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation (both sides) $V_{CC1} = V_{CC2} = 3.6\text{ V}$, $T_J = 150^\circ\text{C}$, $C_L = 15\text{ pF}$, Input a 0.5 MHz 50% duty cycle square wave			220	mW

6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
			DW-16	
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	8	um
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V
	Material group	According to IEC 60664-1	II	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 150 V _{RMS}	I-IV	
		Rated mains voltage ≤ 300 V _{RMS}	I-III	
DIN EN IEC 60747-17 (VDE 0884-17) ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	560	V _{PK}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 x V _{IOTM} , t= 1 s (100% production)	4000	V _{PK}
q _{pd}	Apparent charge ⁽³⁾	Method b; At routine test (100% production) V _{ini} = 1.2 x V _{IOTM} , t _{ini} = 1 s; V _{pd(m)} = 1.5 x V _{IORM} , t _m = 1 s	≤5	pC
C _{IO}	Barrier capacitance, input to output ⁽⁴⁾	V _{IO} = 0.4 x sin (2 π ft), f = 1 MHz	2	pF
C _I	Input capacitance to ground	V _I = V _{CC} / 2 + 0.4×sin(2 π ft), f = 1 MHz, V _{CC} = 3.3 V	2	pF
R _{IO}	Isolation resistance ⁽⁴⁾	V _{IO} = 500 V, T _A = 25°C	>10 ¹²	Ω
		V _{IO} = 500 V, T _S = 150°C	>10 ⁹	
	Pollution degree		2	
	Climatic Category		40/125/21	
UL 1577				

PARAMETER		TEST CONDITIONS	VALUE	UNIT
			DW-16	
V_{ISO}	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, $t = 60$ s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, $t = 1$ s (100% production)	2500	V_{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device.

6.7 Safety-Related Certifications

VDE	CSA	UL
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 60950-1 and IEC 62368-1	Certified according to UL 1577 Component Recognition Program
Basic insulation, 4000 V_{PK} Maximum transient isolation voltage, 560 V_{PK} Maximum repetitive peak isolation voltage	2500 V_{RMS} Isolation rating, Reinforced insulation per CSA 60950-1 and IEC 60950-1 148 V_{RMS} working voltage; Basic insulation per CSA 62368-1 and IEC 62368-1 300 V_{RMS} working voltage	Single protection, 2500 V_{RMS}
Certificate number: 40047657	Master contract number: 220991	File number: E181974

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16 PACKAGE						
I_S	Safety input, output, or supply current	$R_{\theta JA} = 79.6^{\circ}\text{C/W}$, $V_I = 3.6$ V, $T_J = 150^{\circ}\text{C}$, $T_A = 25^{\circ}\text{C}$.			436	mA
T_S	Maximum safety temperature				150	$^{\circ}\text{C}$

- (1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A .
The junction-to-air thermal resistance, $R_{\theta JA}$, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:
 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.
 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.
 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

6.9 Electrical Characteristics: Driver

All typical specs are at $V_{CC1}=3.3V$, $V_{CC2}=5V$, $T_A=27^{\circ}C$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ V_{OD} $	Driver differential-output voltage magnitude	$I_O = 0$ mA, no load	2.5		V_{CC2}	V
		$R_L = 54 \Omega$, See Figure 3	1.5	2		V
		$R_L = 100 \Omega$ (RS-422), See Figure 3	2	2.3		V
		V_{test} from -7 V to $+12$ V, See Figure 4	1.5			V
$\Delta V_{OD} $	Change in differential output voltage between two states	See Figure 3 and Figure 4	-200		200	mV
V_{OC}	Common-mode output voltage	See Figure 5	1	2.6	3	V
$\Delta V_{OC(SS)}$	change in steady-state common-mode output voltage between two states	See Figure 5	-100		100	mV
$V_{OC(PP)}$	Peak-to-peak common-mode output voltage	See Figure 5		0.5		V
I_I	Input current	D, DE, V_I at 0 V or V_{CC1}	-10		10	μA
I_{OZ}	High-impedance state output current	ISO15 See receiver input current				
		ISO35 V_Y or $V_Z = 12$ V			90	μA
		ISO35 V_Y or $V_Z = 12$ V, $V_{CC} = 0$			90	μA
		ISO35 V_Y or $V_Z = -7$ V	-10			μA
		ISO35 V_Y or $V_Z = -7$ V, $V_{CC} = 0$	-10			μA
I_{OS}	Short-circuit output current	V_A or V_B at -7 V	-250		250	mA
		V_A or V_B at 12 V	-250		250	mA
C_{OD}	Differential output capacitance	$V_I = 0.4 \sin(4E6 \pi t) + 0.5$ V, DE at 0 V		16		pF
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 14 and Figure 15	25	50		kV/ μs

6.10 Electrical Characteristics: Receiver

All typical specs are at $V_{CC1}=3.3V$, $V_{CC2}=5V$, $T_A=27^{\circ}C$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage	$I_O = -8$ mA			-20	mV
V_{IT-}	Negative-going input threshold voltage	$I_O = 8$ mA	-200			mV
V_{hys}	Input hysteresis ($V_{IT+} - V_{IT-}$)			50		mV
V_O	Output Voltage	$V_{ID} = 200$ mV, $I_O = -8$ mA	2.4			V
		$V_{ID} = -200$ mV, $I_O = 8$ mA			0.4	V
I_{OZ}	Output high-impedance current on the R pin	$V_I = -7$ to 12 V, Other input = 0 V	-1		1	μA
I_A or I_B	Bus input current	$-55^{\circ}C \leq T_A \leq 85^{\circ}C$ V_A or $V_B = 12$ V		50	100	μA
		$-55^{\circ}C \leq T_A \leq 85^{\circ}C$ V_A or $V_B = 12$ V, $V_{CC} = 0$		50	100	μA
		$85^{\circ}C \leq T_A \leq 125^{\circ}C$ V_A or $V_B = 12$ V			200	μA
		$85^{\circ}C \leq T_A \leq 125^{\circ}C$ V_A or $V_B = 12$ V, $V_{CC} = 0$			200	μA
		$-55^{\circ}C \leq T_A \leq 125^{\circ}C$ V_A or $V_B = -7$ V	-100	-40		μA
		$-55^{\circ}C \leq T_A \leq 125^{\circ}C$ V_A or $V_B = -7$ V, $V_{CC} = 0$	-100	-30		μA
I_{IH}	High-level input current, RE	$V_{IH} = 2$ V	-10			μA

All typical specs are at $V_{CC1}=3.3V$, $V_{CC2}=5V$, $T_A=27^{\circ}C$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{IL}	Low-level input current, RE	$V_{IL} = 0.8 V$	-10			μA
R_{ID}	Differential input resistance	A, B	48			kohm
C_{ID}	Differential input capacitance	$V_I = 0.4 \sin(4E6 \pi t) + 0.5V$, DE at 0 V		16		pF

6.11 Supply Current

Bus loaded or unloaded (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DRIVER ENABLED, RECEIVER DISABLED					
I_{CC1}	ISO35x and ISO15x: $\overline{RE}$ at 0 V or V_{CC} , DE at 0 V, No load (driver disabled)			8	mA
I_{CC1}	ISO35x and ISO15x: $\overline{RE}$ at 0 V or V_{CC} , DE at V_{CC} , No load (driver enabled)			8	mA
I_{CC2}	ISO35x and ISO15x: $\overline{RE}$ at 0 V or V_{CC} , DE at 0 V, No load (driver disabled)			15	mA
I_{CC2}	ISO35x and ISO15x: $\overline{RE}$ at 0 V or V_{CC} , DE at V_{CC} , No Load (driver enabled)			19	mA

6.12 Switching Characteristics: Driver

All typical specs are at $V_{CC1}=3.3V$, $V_{CC2}= 3.3V$, $T_A=27^{\circ}C$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
500-kbps DEVICES						
t_r, t_f	Differential output rise time and fall time	ISO15M and ISO35M	120	180	350	ns
t_{PHZ}	Propagation delay, high-level-to-high-impedance output	See Figure 7			205	ns
t_{PLZ}	Propagation delay, low-level to high-impedance output	See Figure 8			330	ns
t_{PZL}	Propagation delay, standby-to-low-level output	See Figure 8			530	ns
t_{PHL}, t_{PLH}	Propagation delay	See Figure 6			340	ns
$tsk(p)$	Pulse skew ($ t_{PHL} - t_{PLH} $)	See Figure 6		6		ns
t_r, t_f	Differential output rise time and fall time	ISO15 and ISO35	120	180	300	ns
t_{PZH}	Propagation delay, high-impedance-to-high-level output	See Figure 7			530	ns

6.13 Switching Characteristics: Receiver

All typical specs are at $V_{CC1}=3.3V$, $V_{CC2}= 3.3V$, $T_A=27^{\circ}C$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
500-kbps DEVICES						
t_{PHL}, t_{PLH}	Propagation delay	See Figure 10			100	ns
$tsk(p)$	Pulse skew ($ t_{PHL} - t_{PLH} $)	ISO15 and ISO35			13	ns
$tsk(p)$	Pulse skew ($ t_{PHL} - t_{PLH} $)	ISO15M and ISO35M			18	ns
t_r, t_f	Differential output rise time and fall time	ISO15 and ISO35		2	4	ns
t_r, t_f	Differential output rise time and fall time	ISO15M and ISO35M		2	6	ns
t_{PHZ}, t_{PLZ}	Propagation delay, high-impedance-to-high-level output, Propagation delay, high-impedance-to-low-level output	DE at 0 V, See Figure 11 and Figure 12		13	25	ns
t_{PZH}, t_{PZL}	Propagation delay, high-level-to-high-impedance output, Propagation delay, low-level to high-impedance output	DE at 0 V, See Figure 11 and Figure 12		13	25	ns

6.14 Insulation Characteristics Curves




图 6-1. Thermal Derating Curve for Safety Limiting Power for DW-16 Package

6.15 Typical Characteristics




图 6-2. ISOx5 Supply Current vs Data Rate With Load




图 6-3. ISOx5 Supply Current vs Data Rate With No Load

7 Parameter Measurement Information




图 7-1. Driver V_{OD} Test and Current Definitions图 7-2. Driver V_{OD} With Common-Mode Loading Test Circuit

图 7-3. Test Circuit and Waveform Definitions for the Driver Common-Mode Output Voltage




图 7-4. Driver Switching Test Circuit and Voltage Waveforms

备注

Driver output pins are A and B for the ISO15 (see 图 7-1 through 图 7-4). These correspond to ISO35 pins Y and Z




图 7-5. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




图 7-6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform

备注

Driver output pins are A and B for the ISO15 (see 图 7-5 through 图 7-6). These correspond to ISO35 pins Y and Z




图 7-7. Receiver Voltage and Current Definitions




图 7-8. Receiver Switching Test Circuit and Waveforms




图 7-9. Receiver Enable Test Circuit and Waveforms, Data Output High





图 7-10. Receiver Enable Test Circuit and Waveforms, Data Output Low



Note: This test is conducted to test survivability only.
Data stability at the R output is not specified.

图 7-11. Transient Overvoltage Test Circuit




图 7-12. Half-Duplex Common-Mode Transient Immunity Test Circuit




图 7-13. Full-Duplex Common-Mode Transient Immunity Test Circuit

8 Detailed Description


8.1 Overview

The ISO15 and ISO15M are isolated half-duplex differential line drivers and receivers while the ISO35 and ISO35M are isolated full-duplex differential line transceivers for TIA/EIA 485/422 applications. They are rated to provide galvanic isolation of up to 2500 V_{rms} for 60 sec as per the standard. They have active-high driver enables and active-low receiver enables to control the data flow.

When the driver enable pin, DE, is logic high, the differential outputs Y and Z follow the logic states at data input D. A logic high at D causes Y to turn high and Z to turn low. In this case the differential output voltage defined as $V_{OD} = V_{(Y)} - V_{(Z)}$ is positive. When D is low, the output states reverse, Z turns high, Y becomes low, and V_{OD} is negative. When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to V_{CC}, thus, when left open while the driver is enabled, output Y turns high and Z turns low.

When the receiver enable pin, RE, is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_{(A)} - V_{(B)}$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and less than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate. When RE is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

8.2 Functional Block Diagrams



8.3 Device Functional Modes

表 8-1. Driver Function Table⁽²⁾

V _{CC1}	V _{CC2}	INPUT (D)	ENABLE INPUT (DE)	OUTPUTS ⁽¹⁾	
				Y / A	Z / B
PU	PU	H	H	H	L
PU	PU	L	H	L	H
PU	PU	X	L	Hi-Z	Hi-Z
PU	PU	X	OPEN	Hi-Z	Hi-Z
PU	PU	OPEN	H	H	L
PD	PU	X	X	Hi-Z	Hi-Z
PU	PD	X	X	Hi-Z	Hi-Z

表 8-1. Driver Function Table⁽²⁾ (continued)

V _{CC1}	V _{CC2}	INPUT (D)	ENABLE INPUT (DE)	OUTPUTS ⁽¹⁾	
				Y / A	Z / B
PD	PD	X	X	Hi-Z	Hi-Z

(1) Driver output pins are Y and Z for full-duplex devices and A & B for half-duplex devices.

(2) PU = Powered Up; PD = Powered Down; H = Logic High; L = Logic Low; X = Irrelevant, Hi-Z = High Impedance (off)

表 8-2. Receiver Function Table⁽¹⁾

V_{CC1}	V_{CC2}	DIFFERENTIAL INPUT $V_{ID} = (V_A - V_B)$	ENABLE (RE)	OUTPUT (R)
PU	PU	$-0.01\text{ V} \leq V_{ID}$	L	H
PU	PU	$-0.2\text{ V} < V_{ID} < -0.01\text{ V}$	L	?
PU	PU	$V_{ID} \leq -0.2\text{ V}$	L	L
PU	PU	X	H	Hi-Z
PU	PU	X	OPEN	Hi-Z
PU	PU	Open circuit	L	H
PU	PU	Short Circuit	L	H
PU	PU	Idle (terminated) bus	L	H
PD	PU	X	X	Hi-Z
PU	PD	X	L	H

(1) PU = Powered Up; PD = Powered Down; H = Logic High; L = Logic Low; X = Irrelevant, Hi-Z = High Impedance (off), ? = Indeterminate

8.3.1 Device I/O Schematics




图 8-1. Device I/O Schematics

9 Application and Implementation


备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

The ISO15x and ISO35x family consists of RS-485 transceivers commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair. For half-duplex transmission there is only one pair which shared for both transmission and reception of data. To eliminate line reflections, each cable end is terminated with a termination resistor, $R(T)$, whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 9-1. Half-Duplex Transceiver Configurations




图 9-2. Typical RS-485 Network With Full-Duplex Transceivers

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

表 9-1. Design Parameters

PARAMETER	VALUE
Pullup and Pulldown Resistors	1 k Ω to 10 k Ω
Decoupling Capacitors	100 nF

9.2.2 Detailed Design Procedure

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a nonterminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver. The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because these devices consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

9.2.3 Application Curve




图 9-3. Typical Input and Output Waveforms

Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1- μ F bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 data sheet ([SLLSEA0](#)).

10 Layout

10.1 Layout Guidelines

On-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, highfrequency layout techniques must be applied during PCB design. A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 10-1](#)).

- Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.
- Place the protection circuitry close to the bus connector to prevent noise transients from penetrating the board.
- Use VCC and ground planes to provide low-inductance. High-frequency currents might follow the path of least inductance and not necessarily the path of least resistance.
- Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply 100-nF to 220-nF bypass capacitors as close as possible to the VCC-pins of transceiver, UART, controller ICs on the board (see [Figure 10-1](#)).
- Use at least two vias for VCC and ground connections of bypass capacitors and protection devices to minimize effective via-inductance (see [Figure 10-1](#)).
- Use 1-k Ω to 10-k Ω pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events (see [Figure 10-1](#)).
- Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up (see [Figure 10-1](#)).
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.
- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

备注

For detailed layout recommendations, see Application Note [SLLA284](#), *Digital Isolator Design Guide*.

10.2 Layout Example




图 10-1. Recommended Layer Stack

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Digital Isolator Design Guide data sheet](#)
- Texas Instruments, [Transformer Driver for Isolated Power Supplies application report](#)
- Texas Instruments, [Isolation Glossary application report](#)

11.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO15DW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 85	ISO15
ISO15DWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO15
ISO15DWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO15
ISO15MDW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-55 to 125	ISO15M
ISO15MDWR	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-55 to 125	ISO15M
ISO35DW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 85	ISO35
ISO35DWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO35
ISO35DWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO35
ISO35MDW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-55 to 125	ISO35M
ISO35MDWR	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-55 to 125	ISO35M

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO15DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO35DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO15DWR	SOIC	DW	16	2000	353.0	353.0	32.0
ISO35DWR	SOIC	DW	16	2000	353.0	353.0	32.0

GENERIC PACKAGE VIEW


DW 16

SOIC - 2.65 mm max height

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月