











**INA333** ZHCSAK0C -JULY 2008-REVISED DECEMBER 2015

### 零漂移、 INA333 微功耗 (50µA)、 轨到轨输出仪表放大器

# 特性

- 低偏移电压: 25µV(最大值), G≥100
- 低漂移: 0.1µV/°C, G≥100
- 低噪声: 50nV/√Hz, G ≥ 100
- 高共模抑制比 (CMRR): 100dB (最小值), G≥
- 低输入偏置电流: 200pA (最大值)
- 电源范围: 1.8V 至 5.5V
- 输入电压: (V-) + 0.1V 至 (V+) 0.1V
- 输出电压: (V-) + 0.05V 至 (V+) 0.05V
- 低静态电流: 50µA
- 工作温度范围: -40°C 至 +125°C
- 己过滤射频干扰 (RFI) 的输入
- 8 引脚 VSSOP 和 8 引脚 WSON 封装

# 2 应用范围

- 桥式放大器
- 心电图 (ECG) 放大器
- 压力传感器
- 医疗仪表
- 便携式仪表
- 衡器
- 热电偶放大器
- 电阻式温度检测器 (RTD) 传感器放大器
- 数据采集

# 3 说明

INA333 器件是一款低功耗的精密仪表放大器,具有出 色的精度。该器件采用通用的三运算放大器设计,并且 拥有小巧尺寸和低功耗特性,非常适合各类便携式 应

可通过单个外部电阻在 1 到 1000 范围内设置增益。 INA333 设计为采用符合行业标准的增益公式: G = 1 +  $(100k\Omega/R_G)$ .

INA333 器件拥有超低的偏移电压(25µV, G≥ 100),出色的偏移电压漂移

(0.1µV/°C, G≥100),以及较高的共模抑制比 (100dB, G≥10)。该器件可由低至 1.8V (±0.9V) 的电源供电运行,静态电流仅为 50µA, 因此非常适合 电池供电类系统。INA333 器件采用自动校准技术在扩 展工业温度范围内保证了出色的精度,同时还提供了向 下扩展至直流的超低噪声密度 (50nV/√Hz)。


INA333 器件采用 8 引脚 VSSOP 和 WSON 表面贴装 封装,额定温度范围  $T_A = -40$ °C 至 +125°C。

器件信息(1)

	BB 11 1B 1G	
器件型号	封装	封装尺寸 (标称值)
INIAGO	VSSOP (8)	3.00mm × 3.00mm
INA333	WSON (8)	

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

# 简化电路原理图





$\overline{}$	$\rightarrow$
—	
_	` N .

1	特性 1	7.4 Device Functional Modes	13
2	应用范围1	8 Application and Implementation	
3	说明 1	8.1 Application Information	
4	修订历史记录	8.2 Typical Application	
5	Pin Configuration and Functions	9 Power Supply Recommendations	19
6	Specifications4	10 Layout	20
-	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines	20
	6.2 ESD Ratings 4	10.2 Layout Example	20
	6.3 Recommended Operating Conditions 4	<b>11</b> 器件和文档支持	<mark>2</mark> 1
	6.4 Thermal Information	11.1 器件支持	21
	6.5 Electrical Characteristics5	11.2 文档支持	
	6.6 Typical Characteristics	11.3 商标	22
7	Detailed Description 13	11.4 静电放电警告	<u>22</u>
	7.1 Overview	11.5 Glossary	23
	7.2 Functional Block Diagram	12 机械、封装和可订购信息	23
	7.3 Feature Description		

# 4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。


# Changes from Revision B (October 2008) to Revision C

Page



# 5 Pin Configuration and Functions





# **Pin Functions**

PIN		1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
REF	5	- 1	Reference input. This pin must be driven by low impedance or connected to ground.			
RG	1, 8	_	Gain setting pins. For gains greater than 1, place a gain resistor between pins 1 and 8.			
V <sup>+</sup>	7	_	Positive supply			
V <sup>-</sup>	4	_	Negative supply			
VIN+	3	I	Positive input			
VIN-	2	- 1	Negative input			
VOUT	6	0	Output			



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Supply voltage	7		V
Analog input voltage <sup>(2)</sup>	(V-) - 0.3	(V+) + 0.3	V
Output short-circuit (3)	Contir	nuous	
Operating temperature, T <sub>A</sub>	-40	150	°C
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less.
- (3) Short-circuit to ground.

# 6.2 ESD Ratings

		VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V
	Machine model (MM)	±200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VS	Supply voltage	1.8	5.5	V
	Specified temperature	-40	125	°C

### 6.4 Thermal Information

		INA	333	
	THERMAL METRIC <sup>(1)</sup>	DGK (VSSOP)	DRG (WSON)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	169.5	60	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	62.7	60	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	90.3	50	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	7.6	_	°C/W
ΨЈВ	Junction-to-board characterization parameter	88.7	_	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		6	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



# 6.5 Electrical Characteristics

for  $V_S$  = 1.8 V to 5.5 V at  $T_A$  = 25°C,  $R_L$  = 10 k $\Omega$ ,  $V_{REF}$  =  $V_S$  / 2, and G = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
NPUT <sup>(</sup>	1)					
V <sub>OSI</sub>	Offset voltage, RTI <sup>(2)</sup>			±10 ±25/G	±25 ±75/G	μV
	vs temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±0.1 ±0.5 / G	μV/°C
PSR	vs power supply	$1.8 \text{ V} \le \text{V}_{\text{S}} \le 5.5 \text{ V}$		±1 ±5/G	±5 ±15/G	μV/V
	Long-term stability			See (3)	±25 ±75/G ±0.1 ±0.5 / G ±5 ±15/G	
	Turnon time to specified $V_{\text{OSI}}$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	See <i>Typ</i>	ical Characteristi	cs	
	Impedance					
Z <sub>IN</sub>	Differential			100    3		GΩ    pF
Z <sub>IN</sub>	Common-mode			100    3		GΩ    pF
V <sub>CM</sub>	Common-mode voltage range	V <sub>O</sub> = 0 V	(V-) + 0.1		(V+) - 0.1	V
	Common-mode rejection	DC to 60 Hz				
	G = 1	$V_{CM} = (V-) + 0.1 V$ to $(V+) - 0.1 V$	80	90		dB
CMR	G = 10	V <sub>CM</sub> = (V-) + 0.1 V to (V+) - 0.1 V	100	110		dB
	G = 100	V <sub>CM</sub> = (V-) + 0.1 V to (V+) - 0.1 V	100	115		dB
	G = 1000	$V_{CM} = (V-) + 0.1 V$ to $(V+) - 0.1 V$	100	115		dB
INPUT	BIAS CURRENT				-	
I <sub>B</sub>	Input bias current			±200	pA	
В	vs temperature	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	See Figure 26			pA/°C
I <sub>OS</sub>	Input offset current			±50	±200	pA
IOS	vs temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	Se	ee Figure 28		pA/°C
INPUT '	VOLTAGE NOISE					
		G = 100, $R_S = 0 \Omega$ , $f = 10 Hz$		50		nV/√Hz
		G = 100, $R_S = 0 \Omega$ , $f = 100 Hz$	50			nV/√Hz
e <sub>NI</sub>	Input voltage noise	G = 100, $R_S = 0 \Omega$ , $f = 1 \text{ kHz}$		50		nV/√Hz
		G = 100, $R_S = 0 \Omega$ , $f = 0.1 Hz$ to 10 Hz		1		$\mu V_{PP}$
		f = 10 Hz		100		fA/√ <del>Hz</del>
i <sub>N</sub>	Input current noise	f = 0.1 Hz to 10 Hz		2		pA <sub>PP</sub>
GAIN		1				
G	Gain equation		1	+ (100 kΩ/R <sub>G</sub> )		V/V
	Range of gain		1		1000	V/V
		$V_S = 5.5 \text{ V}, (V-) + 100 \text{ mV}$ $\leq V_O \leq (V+) - 100 \text{ mV}$				
		G = 1		±0.01%	±0.1%	
	Gain error	G = 10		±0.05%	±0.25%	
		G = 100		±0.07%		
		G = 1000		±0.25%		
	Gain vs temperature, G = 1	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±1		ppm/°C
	Gain vs temperature, G > 1 <sup>(4)</sup>	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±15		ppm/°C
	Gain nonlinearity	$V_S = 5.5 \text{ V}, (V-) + 100 \text{ mV}$ $\leq V_O \leq (V+) - 100 \text{ mV}$				
	Gain nonlinearity, G = 1 to 1000	$R_L = 10 \text{ k}\Omega$		10		ppm
OUTPU	• • • • • • • • • • • • • • • • • • • •					
	Output voltage swing from rail	$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$		See Figure 29	50	mV
	Capacitive load drive	0 010 1, 112 10 101		500	33	pF
				000		۲۰

<sup>(1)</sup> Total  $V_{OS}$ , referred-to-input =  $(V_{OSI})$  +  $(V_{OSO} / G)$ (2) RTI = Referred-to-input

<sup>300-</sup>hour life test at 150°C demonstrated randomly distributed variation of approximately 1  $\mu V$ 

Does not include effects of external resistor R<sub>G</sub>



# **Electrical Characteristics (continued)**


for  $V_S$  = 1.8 V to 5.5 V at  $T_A$  = 25°C,  $R_L$  = 10 k $\Omega$ ,  $V_{REF}$  =  $V_S$  / 2, and G = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FREC	UENCY RESPONSE					
		G = 1		150		kHz
	Donaturiath 2dD	G = 10		35		kHz
	Bandwidth, -3dB	G = 100		3.5		kHz
		G = 1000		350		Hz
CD.	Class and a	V <sub>S</sub> = 5 V, V <sub>O</sub> = 4-V step, G = 1		0.16		V/µs
SR	Slew rate	$V_S = 5 \text{ V}, V_O = 4\text{-V step}, G = 100$		0.05		V/µs
	O-Min - tim t- 0 040/	V <sub>STEP</sub> = 4 V, G = 1		50		μs
t <sub>S</sub>	Settling time to 0.01%	V <sub>STEP</sub> = 4 V, G = 100		400		μs
to	0	V <sub>STEP</sub> = 4 V, G = 1	<sub>EP</sub> = 4 V, G = 1			μs
t <sub>S</sub>	Settling time to 0.001%	V <sub>STEP</sub> = 4 V, G = 100		500		μs
	Overload recovery	50% overdrive		75		μs
REFE	RENCE INPUT					
	R <sub>IN</sub>			300		kΩ
	Voltage range		V–		V+	V
POW	ER SUPPLY					
	\/_\tag{-\tag{\-\}}}}}}}}\tag{\eta}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}	Single voltage range	+1.8		+5.5	V
	Voltage range	Dual voltage range	±0.9		±2.75	V
	Quiescent current	V <sub>IN</sub> = V <sub>S</sub> / 2		50	75	μΑ
IQ	vs temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			80	μA
TEMF	PERATURE RANGE					
	Specified temperature range		-40		125	°C
	Operating temperature range		-40		150	°C




# 6.6 Typical Characteristics


at  $T_A = 25$ °C,  $V_S = 5$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} =$  midsupply, and G = 1 (unless otherwise noted)



# TEXAS INSTRUMENTS


# **Typical Characteristics (continued)**








# **Typical Characteristics (continued)**






# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = 5$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} =$  midsupply, and G = 1 (unless otherwise noted)







Figure 19. Common-Mode Rejection Ratio vs Frequency

Figure 20. Typical Common-Mode Range vs Output Voltage







Figure 21. Typical Common-Mode Range vs Output Voltage

Figure 22. Typical Common-Mode Range vs Output Voltage







Figure 23. Typical Common-Mode Range vs Output Voltage

Figure 24. Positive Power-Supply Rejection Ratio



# **Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = 5$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} =$  midsupply, and G = 1 (unless otherwise noted)







Figure 25. Negative Power-Supply Rejection Ratio

Figure 26. Input Bias Current vs Temperature






Figure 27. Input Bias Current vs Common-Mode Voltage

Figure 28. Input Offset Current vs Temperature




Figure 29. Output Voltage Swing vs Output Current





Figure 30. Quiescent Current vs Temperature



# **Typical Characteristics (continued)**






# 7 Detailed Description

### 7.1 Overview

The INA333 is a monolithic instrumentation amplifier (INA) based on the precision zero-drift OPA333 (operational amplifier) core. The INA333 also integrates laser-trimmed resistors to ensure excellent common-mode rejection and low gain error. The combination of the zero-drift amplifier core and the precision resistors allows this device to achieve outstanding DC precision and makes the INA333 ideal for many 3.3-V and 5-V industrial applications.

# 7.2 Functional Block Diagram



# 7.3 Feature Description

The INA333 is a low-power, zero-drift instrumentation amplifier offering excellent accuracy. The versatile three-operational-amplifier design and small size make the amplifiers ideal for a wide range of applications. Zero-drift chopper circuitry provides excellent DC specifications. A single external resistor sets any gain from 1 to 10,000. The INA333 is laser trimmed for very high common-mode rejection (100 dB at  $G \ge 100$ ). This devices operate with power supplies as low as 1.8 V, and guiescent current of 50  $\mu$ A, typically.

### 7.4 Device Functional Modes

### 7.4.1 Internal Offset Correction

INA333 internal operational amplifiers use an auto-calibration technique with a time-continuous 350-kHz operational amplifier in the signal path. The amplifier is zero-corrected every 8  $\mu$ s using a proprietary technique. Upon power up, the amplifier requires approximately 100  $\mu$ s to achieve specified VOS accuracy. This design has no aliasing or flicker noise.

### 7.4.2 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA333 is from approximately 0.1 V below the positive supply voltage to 0.1 V above the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers A1 and A2. Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see Figure 20.

Input overload conditions can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to the respective positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA333 is near 0 V even though both inputs are overloaded.



# 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The INA333 measures small differential voltage with high common-mode voltage developed between the noninverting and inverting input. The high input impedance makes the INA333 suitable for a wide range of applications. The ability to set the reference pin to adjust the functionality of the output signal offers additional flexibility that is practical for multiple configurations.

# 8.2 Typical Application

Figure 32 shows the basic connections required for operation of the INA333 device. Good layout practice mandates the use of bypass capacitors placed close to the device pins as shown.

The output of the INA333 device is referred to the output reference (REF) pin, which is normally grounded. This connection must be low-impedance to assure good common-mode rejection. Although 15  $\Omega$  or less of stray resistance can be tolerated while maintaining specified CMRR, small stray resistances of tens of  $\Omega$ s in series with the REF pin can cause noticeable degradation in CMRR.




Figure 32. Basic Connections



# **Typical Application (continued)**

### 8.2.1 Design Requirements

The device can be configured to monitor the input differential voltage when the gain of the input signal is set by the external resistor RG. The output signal references to the Ref pin. The most common application is where the output is referenced to ground when no input signal is present by connecting the Ref pin to ground. When the input signal increases, the output voltage at the OUT pin increases, too.

### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Setting the Gain

Gain of the INA333 device is set by a single external resistor,  $R_G$ , connected between pins 1 and 8. The value of  $R_G$  is selected according to Equation 1:

$$G = 1 + (100 \text{ k}\Omega / \text{R}_{\text{G}}) \tag{1}$$

Table 1 lists several commonly-used gains and resistor values. The 100 k $\Omega$  in Equation 1 comes from the sum of the two internal feedback resistors of  $A_1$  and  $A_2$ . These on-chip resistors are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA333 device.

The stability and temperature drift of the external gain setting resistor,  $R_{\rm G}$ , also affects gain. The contribution of  $R_{\rm G}$  to gain accuracy and drift can be directly inferred from the gain Equation 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance and contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater. To ensure stability, avoid parasitic capacitance of more than a few picofarads at the  $R_{\rm G}$  connections. Careful matching of any parasitics on both  $R_{\rm G}$  pins maintains optimal CMRR over frequency.

DESIRED GAIN	R <sub>G</sub> (Ω)	NEAREST 1% R <sub>G</sub> (Ω)
1	NC <sup>(1)</sup>	NC
2	100k	100k
5	25k	24.9k
10	11.1k	11k
20	5.26k	5.23k
50	2.04k	2.05
100	1.01k	1k
200	502.5	499
500	200.4	200
1000	100.1	100

**Table 1. Commonly-Used Gains and Resistor Values** 

### 8.2.2.2 Internal Offset Correction

The INA333 device internal operational amplifiers use an auto-calibration technique with a time-continuous 350-kHz operational amplifier in the signal path. The amplifier is zero-corrected every 8  $\mu$ s using a proprietary technique. Upon power-up, the amplifier requires approximately 100  $\mu$ s to achieve specified  $V_{OS}$  accuracy. This design has no aliasing or flicker noise.

### 8.2.2.3 Offset Trimming

Most applications require no external offset adjustment; however, if necessary, adjustments can be made by applying a voltage to the REF pin. Figure 33 shows an optional circuit for trimming the output offset voltage. The voltage applied to REF pin is summed at the output. The operational amplifier buffer provides low impedance at the REF pin to preserve good common-mode rejection.

<sup>(1)</sup> NC denotes no connection. When using the SPICE model, the simulation will not converge unless a resistor is connected to the R<sub>G</sub> pins; use a very large resistor value.






Figure 33. Optional Trimming of Output Offset Voltage

### 8.2.2.4 Noise Performance

The auto-calibration technique used by the INA333 device results in reduced low frequency noise, typically only 50 nV/ $\sqrt{\text{Hz}}$ , (G = 100). The spectral noise density can be seen in detail in Figure 8. Low frequency noise of the INA333 device is approximately 1  $\mu$ V<sub>PP</sub> measured from 0.1 Hz to 10 Hz, (G = 100).

### 8.2.2.5 Input Bias Current Return Path

The input impedance of the INA333 device is extremely high—approximately 100 G $\Omega$ . However, a path must be provided for the input bias current of both inputs. This input bias current is typically  $\pm 70$  pA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. Figure 34 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA333 device, and the input amplifiers will saturate. If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 34). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage as a result of bias current and better high-frequency common-mode rejection.






Figure 34. Providing an Input Common-Mode Current Path

### 8.2.2.6 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA333 device is from approximately 0.1 V below the positive supply voltage to 0.1 V above the negative supply. As a differential input voltage causes the output voltage to increase, however, the linear input range is limited by the output voltage swing of amplifiers  $A_1$  and  $A_2$ . Thus, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see Figure 20 to Figure 23 in the *Typical Characteristics* section.

Input overload conditions can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to the respective positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA333 is near 0 V even though both inputs are overloaded.

### 8.2.2.7 Operating Voltage

The INA333 operates over a power-supply range of 1.8 V to 5.5 V ( $\pm 0.9$  V to  $\pm 2.75$  V). Supply voltages higher than 7 V (absolute maximum) can permanently damage the device. Parameters that vary over supply voltage or temperature are shown in the *Typical Characteristics* section of this data sheet.

### 8.2.2.8 Low Voltage Operation

The INA333 device can be operated on power supplies as low as  $\pm 0.9$  V. Most parameters vary only slightly throughout this supply voltage range—see the *Typical Characteristics* section. Operation at very low supply voltage requires careful attention to assure that the input voltages remain within the linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power-supply voltage. Figure 20 to Figure 23 show the range of linear operation for various supply voltages and gains.


### 8.2.2.9 Single-Supply Operation

The INA333 device can be used on single power supplies of 1.8 V to 5.5 V. Figure 35 shows a basic single-supply circuit. The output REF pin is connected to mid-supply. Zero differential input voltage demands an output voltage of mid-supply. Actual output voltage swing is limited to approximately 50 mV more than ground, when the load is referred to ground as shown. Figure 29 shows how the output voltage swing varies with output current.



With single-supply operation,  $V_{IN+}$  and  $V_{IN-}$  must both be 0.1 V more than ground for linear operation. For instance, the inverting input cannot be connected to ground to measure a voltage connected to the noninverting input.

To show the issues affecting low voltage operation, consider the circuit in Figure 35. It shows the INA333 device operating from a single 3-V supply. A resistor in series with the low side of the bridge assures that the bridge output voltage is within the common-mode range of the amplifier inputs.



(1) R<sub>1</sub> creates proper common-mode voltage, only for low-voltage operation—see Single-Supply Operation.


Figure 35. Single-Supply Bridge Amplifier

### 8.2.2.10 Input Protection

The input pins of the INA333 device are protected with internal diodes connected to the power-supply rails. These diodes clamp the applied signal to prevent it from damaging the input circuitry. If the input signal voltage can exceed the power supplies by more than 0.3 V, the input signal current should be limited to less than 10 mA to protect the internal clamp diodes. This current limiting can generally be done with a series input resistor. Some signal sources are inherently current-limited and do not require limiting resistors.



# 8.2.3 Application Curves



# 9 Power Supply Recommendations

The minimum power supply voltage for INA333 is 1.8 V and the maximum power supply voltage is 5.5 V. For optimum performance, 3.3 V to 5 V is recommended. TI recommends adding a bypass capacitor at the input to compensate for the layout and power supply source impedance.



# 10 Layout

### 10.1 Layout Guidelines

Attention to good layout practices is always recommended. Keep traces short and, when possible, use a printed-circuit-board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Place a 0.1-µF bypass capacitor closely across the supply pins. These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the electromagnetic-interference (EMI) susceptibility.

Instrumentation amplifiers vary in the susceptibility to radio-frequency interference (RFI). RFI can generally be identified as a variation in offset voltage or DC signal levels with changes in the interfering RF signal. The INA333 device has been specifically designed to minimize susceptibility to RFI by incorporating passive RC filters with an 8-MHz corner frequency at the  $V_{\rm IN+}$  and  $V_{\rm IN-}$  inputs. As a result, the INA333 device demonstrates remarkably low sensitivity compared to previous generation devices. Strong RF fields may continue to cause varying offset levels, however, and may require additional shielding.

### 10.2 Layout Example




Figure 40. INA333 Layout



# 11 器件和文档支持

### 11.1 器件支持

### 11.1.1 开发支持

### 11.1.1.1 TINA-TI (免费下载软件)

### TINA-TI 基于 SPICE 的模拟仿真程序(适用于 INA333)


TINA 是一款简单、功能强大且易于使用的电路仿真程序,此程序基于 SPICE 引擎。TINA-TI 是 TINA 软件的一款免费全功能版本,除了一系列无源和有源模型外,此版本软件还预先载入了一个宏模型库。它提供所有传统的 SPICE 直流 (DC)、瞬态和频域分析以及其他设计功能。

TINA-TI 可从 Analog eLab Design Center (模拟电子实验室设计中心) 免费下载,它提供全面的后续处理能力,使得用户能够以多种方式形成结果。

虚拟仪器为用户提供选择输入波形和探测电路节点、电压和波形的功能,从而创建一个动态的快速入门工具。

图 41 和图 42 给出了适用于 INA333 器件的 TINA-TI 电路示例,这些电路可用于开发、修改和评估特定用途的电路 设计。下面给出了这些仿真文件的下载链接。

注 必须安装 TINA 软件(从 DesignSoft) 或者 TINA-TI 软件后才能使用这些文件。请从 TINA-TI 文件夹中下载免费的 TINA-TI 软件。




(1) 如下链接会打开 TI 对数放大器网页: 对数放大器产品主页

图 41. 便携式电池供电类系统的低功耗对数函数电路 (例如血糖仪)

要下载包含此电路 TINA-TI 仿真文件的压缩文件,请点击如下链接:对数电路。



# 器件支持 (接下页)



RWa、RWb、RWc 和 RWd 用于仿真线电阻。包含这些电阻是为了展示四线传感技术对线不匹配问题的抗扰性。此方法假定使用四线 RTD。

# 图 42. 具有可编程增益采集系统的四线、3V PT100 RTD 调节器

要下载包含此电路 TINA-TI 仿真文件的压缩文件,请点击如下链接: PT100 RTD。

# 11.2 文档支持

# 11.2.1 相关文档

相关文档如下:

- 《高精度、低噪声、轨到轨输出、36V、零漂移运算放大器》, SBOS642
- 《50μV VOS、0.25μV/°C、35μA CMOS 运算放大器零漂移系列》,SBOS432
- 《4ppm/°C、100µA、SOT23-6 系列电压基准》,SBVS058
- 《电路板布局布线技巧》, SLOA089

### 11.3 商标

All trademarks are the property of their respective owners.

### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。



# 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

10-Nov-2025

www.ti.com

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
INA333AIDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1333
INA333AIDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1333
INA333AIDGKRG4	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1333
INA333AIDGKT	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1333
INA333AIDGKT.A	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1333
INA333AIDGKTG4	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1333
INA333AIDRGR	Active	Production	SON (DRG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I333A
INA333AIDRGR.A	Active	Production	SON (DRG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I333A
INA333AIDRGRG4	Active	Production	SON (DRG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I333A
INA333AIDRGRG4.A	Active	Production	SON (DRG)   8	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I333A
INA333AIDRGT	Active	Production	SON (DRG)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I333A
INA333AIDRGT.A	Active	Production	SON (DRG)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I333A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 10-Nov-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF INA333:

Automotive : INA333-Q1


NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Dec-2025

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA333AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA333AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA333AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA333AIDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA333AIDRGRG4	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
INA333AIDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 31-Dec-2025




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA333AIDGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
INA333AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA333AIDGKT	VSSOP	DGK	8	250	353.0	353.0	32.0
INA333AIDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA333AIDRGRG4	SON	DRG	8	3000	353.0	353.0	32.0
INA333AIDRGT	SON	DRG	8	250	213.0	191.0	35.0

3 x 3, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月