









INA117 ZHCSW26B - SEPTEMBER 2000 - REVISED APRIL 2024

INA117 高共模电压差分放大器

1 特性

共模输入范围: $\pm 200V$ ($V_S = \pm 15V$)

受保护的输入:

- ±500V 共模电压 - ±500V 差分电压

• 单位增益: 0.05% 增益误差(最大值)

非线性度: 0.001%(最大值) • CMRR: 70dB(最小值)

2 应用

• 单轴及多轴伺服驱动器

工业机械和机床

• 半导体测试和 ATE

• 超声波扫描仪

3 说明

INA117 是一款精密单位增益差分放大器,具有非常高 的共模输入电压范围。INA117 是一款单片 IC,包括一 个精密运算放大器和一个集成式薄膜电阻器网络。该器 件可在出现高达 ±200V 共模信号时精确测量小差分电 压。INA117 输入可防止瞬时共模或高达 ±500V 差分过 载的影响。

在很多无需电隔离的应用中, INA117 可以取代隔离放 大器。这一设计可以免除对于成本高昂的隔离式输入侧 电源的需要并去除相关的纹波、噪声、和静态电流。 INA117 出色的 0.001% 非线性和 200kHz 带宽优于传 统隔离放大器的相应特性。

INA117 采用 8 引脚塑料迷你 DIP 和 SO-8 表面贴装式 封装,其额定温度范围为 -40°C 至 85°C。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾		
INA117P	P(DIP,8)	6.35mm x 9.81mm		
INA117KU	D(SOIC,8)	3.91mm x 4.9mm		
INA117KU/2K5	0 (3010,0)	3.9 mm x 4.9mm		

- 有关更多信息,请参阅节10。 (1)
- (2) 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。






Table of Contents

1 特性	1	7.1 Application Information	7
2 应用		8 Device and Documentation Support	17
3 说明		8.1 Documentation Support	17
4 Pin Configuration and Functions		8.2 接收文档更新通知	17
5 Specifications		8.3 支持资源	17
5.1 Absolute Maximum Ratings			17
5.2 ESD Ratings			17
5.3 Recommended Operating Conditions	3	8.6 术语表	
5.4 Thermal Information			
5.5 Electrical Characteristics	4	10 Mechanical, Packaging, and Orderable	
6 Typical Characteristics	<mark>5</mark>		18
7 Application and Implementation	<mark>7</mark>		

4 Pin Configuration and Functions




表 4-1. Pin Functions

Top View

PI	N	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	11155	DESCRIPTION
-In	2	I	Inverting input.
+In	3	I	Non-inverting input.
NC	8	_	No internal connection. Can be grounded or disconnected.
Output	6	0	Output of the amplifier.
Ref _A	5	I	Reference A.
Ref _B	1	I	Reference B.
V-	4	Р	Negative power supply.
V+	7	Р	Positive power supply.

Product Folder Links: INA117

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Vs		Dual supply, V _S = (V+) - (V -)		±22	V
	Signal input pins	Continuous		±200	V
	Signal input pins	Peak (0.1s)		±500	V
	Output short-circuit ⁽²⁾		Continuous		
T _A	Operating temperature		- 40	85	°C
T _{stg}	Storage temperature		- 55	125	°C
	Junction temperature		150	°C	
	Lead temperature (solde		300	°C	

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
V _(ESD)	Liectiostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	v

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V	Supply voltage	Single-supply	10	30	36	\/
Vs	Supply voltage	Dual-supply	±5	±15	±18	V
T _A	Specified temperature		- 40		85	°C

5.4 Thermal Information

		INA117	INA117	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	P (PDIP)	UNIT
		8 PINS	8 PINS	
θ ЈА	Junction-to-ambient thermal resistance	150	80	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Product Folder Links: INA117

⁽²⁾ Short-circuit to V_S / 2.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



5.5 Electrical Characteristics

at T_A = 25°C, V_S = ±15V, R_L = 10k Ω , V_{REF} = 0V, V_{CM} = $V_S/2$, and G = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT		I.					
.,	05. 1. 11	RTO (P package)			120	1000	μV
V_{OS}	Offset voltage	RTO (KU package)			600	2000	μV
	Offset voltage drift	RTO, T _A = −40°C to 85°C			8.5		μV/°C
	Long term drift				200		μV/mo
PSRR	Power-supply rejection ratio	RTO, V _S = ±5V to ±18V		74	90		dB
	Common-mode voltage (1)			- 200		200	V
	Differential voltage			- 10		10	V
				70	80		
CMRR	Common-mode voltage rejection	DC, $V_{CM} = -200V$ to 200V	T _A = −40°C to 85°C		75		dB
	rejection	AC, 60Hz, V _{CM} = - 200V to 2	200V	66	80		
	Differential input impedance				800		l-O
	Common-mode input impedance				200		kΩ
NOISE							
_	Valtage paige	RTO, f _B = 0.1Hz to 10Hz			25		μV _{PP}
e _N	Voltage noise	RTO, f = 1kHz			550		nV/ √ Hz
GAIN							
GE	Gain error				±0.01	±0.05	%
	Gain error drift	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$			±2		ppm/°C
	Gain nonlinearity ⁽²⁾				±0.0005	±0.001	% of FSR
OUTPU	Т						
	Output voltage	I _O = 20mA, - 5mA		10	12		V
	Output impedance				0.01		Ω
C _L	Load capacitance	Stable operation			1		nF
	Short-circuit current	Continuous to V _S /2			49, - 13		mA
FREQU	ENCY RESPONSE			·			
BW	Bandwidth, - 3dB				200		kHz
	Full power bandwidth	$V_O = 20V_{pp}$		30			kHz
SR	Slew rate			1.7	2.6		V/µs
		To 0.1%,	V _O = 10V step		6.5		
t _S	Settling time	To 0.01%	V _O = 10V step		10		μs
			V _{CM} = 10V step, V _{DIFF} = 0V		4.5		
POWER	SUPPLY	T	1				
I_Q	Quiescent current	V _{IN} = 0V			1.5	±2	mA

Product Folder Links: INA117

English Data Sheet: SBOS154

Input common-mode voltage varies with output voltage; see *Typical Characteristics*.

⁽²⁾ Specified by wafer test.



6 Typical Characteristics




图 6-1. Common-mode Rejection vs Frequency




图 6-3. Positive Common-mode Voltage Range vs Positive **Power-supply Voltage**




图 6-5. Small Signal Step Response $C_L = 0pF$

Product Folder Links: INA117




图 6-2. Power-supply Rejection vs Frequency




图 6-4. Negative Common-mode Voltage Range vs Negative **Power-supply Voltage**





图 6-6. Small Signal Step Response C_L = 1000pF



6 Typical Characteristics (continued)





7 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

§ 7-1 shows the basic connections required for operation.

Applications with noisy or high-impedance power-supply lines can require decoupling capacitors close to the device pins.

The output voltage is equal to the differential input voltage between pins 2 and 3. The common mode input voltage is rejected.




图 7-1. Basic Power and Signal Connections

7.1.1 Common-mode Rejection

Common-mode rejection (CMR) of the INA117 is dependent on the input resistor network, which is laser-trimmed for accurate ratio matching. To maintain high CMR, having low source impedances is important for driving the two inputs. A 75 Ω resistance in series with pin 2 or 3 decreases CMR from 86dB to 72dB.

Resistance in series with the reference pins also degrades CMR. A 4 Ω resistance in series with pin 1 or 5 decreases CMRR from 86dB to 72dB.

Most applications do not require trimming.

☐ 7-2 and ☐ 7-3 show optional circuits that can be used for trimming offset voltage and common-mode rejection.

Product Folder Links: INA117

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

1

7.1.2 Transfer Function

Most applications use the INA117 as a simple unity-gain difference amplifier. The transfer function is:

$$V_0 = V_3 - V_2$$

 V_3 and V_2 are the voltages at pins 3 and 2.




图 7-2. Offset Voltage Trim Circuits

Some applications, however, apply voltages to the reference terminals (pins 1 and 5). A more complete transfer function is:

$$V_0 = V_3 - V_2 + 19 \times V_5 - 18 \times V_1$$

 V_5 and V_1 are the voltages at pins 5 and 1.

7.1.3 Measuring Current

The INA117 can be used to measure a current by sensing the voltage drop across a series resistor, R_S . \boxtimes 7-4 shows the INA117 used to measure the supply currents of a device under test. The circuit in \boxtimes 7-5 measures the output current of a power supply. If the power supply has a sense connection, the power supply can be connected to the output side of R_S to eliminate the voltage-drop error. Another common application is current-to-voltage conversion, as shown in \boxtimes 7-6.




图 7-3. CMR Trim Circuit





图 7-4. Measuring Supply Currents of Device Under Test



*R $_{C}$ not needed if R $_{S}$ is less than 20 $^{\Omega}~$ - see text.

图 7-5. Measuring Power Supply Output Current

Product Folder Links: INA117






图 7-6. Current to Voltage Converter

In all cases, the sense resistor imbalances the input resistor matching of the INA117, degrading the CMR. Also, the input impedance of the INA117 loads R_S , causing gain error in the voltage-to-current conversion. Both of these errors can be easily corrected.

The CMR error can be corrected with the addition of a compensation resistor, R_C , equal in value to R_S as shown in $\[\]$ 7-4, $\[\]$ 7-5, and $\[\]$ 7-6. If R_S is less than 20 $\[\]$ 0, the degradation in CMR is negligible and R_C can be omitted. If R_S is larger than approximately $2k\[\]$ 0, trimming R_C can be required to achieve greater than 86dB CMR. This trim is because the actual INA117 input impedances have 1% typical mismatch. If R_S is more than approximately $100\[\]$ 0, the gain error is greater than the 0.05% specification of the INA117. This gain error can be corrected by slightly increasing the value of R_S . The corrected value, R_S , can be calculated by:

$$R'_{S} = \frac{R_{S} \times 380k\Omega}{380k\Omega - R_{S}} \tag{1}$$

Example: For a 1V/mA transfer function, the nominal, uncorrected value for R_S is 1k Ω . A slightly larger value, $R_S' = 1002.6 \,\Omega$, compensates for the gain error due to loading.

The 380k Ω term in the equation for R_S' has a tolerance of ±25%, so sense resistors above approximately 400 Ω can require trimming to achieve gain accuracy better than 0.05%.

Of course, if a buffer amplifier is added as shown in \bigsec 7-7, both inputs see a low source impedance, and the sense resistor is not loaded. As a result, there is no gain error or CMR degradation. The buffer amplifier can operate as a unity gain buffer or as an amplifier with non-inverting gain. Gain added ahead of the INA117 improves both CMR and signal-to-noise. Added gain also allows a lower voltage drop across the sense resistor. The OPA1013 is a good choice for the buffer amplifier since both the input and output can swing close to the negative power supply.




图 7-7. Current Sensing With Input Buffer

🗵 7-8 shows very high input impedance buffer used to measure low leakage currents. Here, the buffer operational amplifier is powered with an isolated, split-voltage power supply. Using an isolated power supply allows full ±200V common-mode input range.

7.1.4 Noise Performance

The noise performance of the INA117 is dominated by the internal resistor network. The thermal or Johnson noise of these resistors produces approximately 550nV/ √ Hz noise. The internal op amp contributes virtually no excess noise at frequencies above 100Hz.

Many applications can be satisfied with less than the full 200kHz bandwidth of the INA117. In these cases, the noise can be reduced with a low-pass filter on the output. The two-pole filter shown in 🗵 7-9 limits bandwidth to 1kHz and reduces noise by more than 15:1. Since the INA117 has a 1/f noise corner frequency of approximately 100Hz, a cutoff frequency below 100Hz does not further reduce noise.

Product Folder Links: INA117

11






图 7-8. Leakage Current Measurement Circuit




图 7-9. Output Filter for Noise Reduction




图 7-10. Summing V_X in Output

提交文档反馈 Copyright © 2024 Texas Instruments Incorporated






图 7-11. Common-mode Voltage Monitoring

English Data Sheet: SBOS154






图 7-12. Offsetting or Boosting Common-mode Voltage Range for Reduced Power-supply Voltage Operation






图 7-13. Battery Cell Voltage Monitor






图 7-14. Measuring Amplifier Load Current




图 7-15. AC-coupled INA117

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

- Texas Instruments, Precision labs series: Instrumentation amplifier, videos
- Texas Instruments, INA149 High common mode voltage difference amplifier, data sheet
- Texas Instruments, Supporting High Voltage Common Mode Using Difference Amplifier, application brief

8.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击通知进行注册,即可每周接收产品信息更改摘 要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

8.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索 现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的使用条款。

Product Folder Links: INA117

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

8.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

17



9 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision A (November 2000) to Revision B (April 2024)	Page
•	更新了整个文档中的表格、图和交叉参考的格式	1
•	通篇删除了有关 INA117AM 和 INA117SM 型号的信息	1
•	在说明及引脚配置和功能部分中将引脚8从"Comp"更改为"NC"	1
•	向 <i>说明</i> 部分添加了 <i>封装信息</i> 表	
•	Added Pin Functions table	
•	Added ESD Ratings table	3
•	Added single supply specification to Recommended Operating Conditions	3
•	Added specified temperature range to Recommended Operating Conditions	3
•	Added VREF = 0V, VCM = VS/2, and G = 1 to "unless otherwise noted" conditions in <i>Electrical Characteristics</i> and <i>Typical Characteristics</i> for clarity	4
•	Changed parameter from "Offset voltage vs Temperature" to "Offset voltage drift" in Electrical Characte	ristics
•	Added test condition of "TA = -40°C to +85°C" for "Offset voltage drift" in <i>Electrical Characteristics</i>	4
•	Changed parameter from "Offset Voltage vs Power Supply" to "Power-supply rejection ratio" in <i>Electrica Characteristics</i>	
•	Added test condition of "TA = -40°C to +85°C" for "CMRR" in <i>Electrical Characteristics</i>	4
•	Changed "Common-mode input impedance" typical value from $400k\Omega$ to $200k\Omega$ in <i>Electrical Characteri</i> Added test condition "TA = -40 °C to $+85$ °C" for "Gain error vs temperature" in <i>Electrical Characteristic</i> renamed to "Gain error drift" for clarity	istics 4 cs and
•	Changed "Gain nonlinearity" typical value from 0.0002% to 0.0005% in <i>Electrical Characteristics</i>	4 tics
•	Change minimum Slew rate from 2V/µs to 1.7V/µs in <i>Electrical Characteristics</i>	4
•	Deleted redundant voltage range, operating temperature range, and specification temperature range specifications from <i>Electrical Characteristics</i>	
•	Deleted Reducing Differential Gain application circuit figure	
•	Added Documentation Support and Related Documentation sections	

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SBOS154

www.ti.com 17-Apr-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA117AM	NRND	TO-99	LMC	8	20	RoHS & Green	Call TI	N / A for Pkg Type		INA117AM	
INA117BM	ACTIVE	TO-99	LMC	8	20	RoHS & Green	Call TI	N / A for Pkg Type		INA117BM	Samples
INA117KU	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA 117KU 2	Samples
INA117KU/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR		INA 117KU 2	Samples
INA117KU/2K5G4	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR		INA 117KU 2	
INA117P	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type		INA117P	Samples
INA117SM	NRND	TO-99	LMC	8	20	RoHS & Green	AU	N / A for Pkg Type		INA117SM	
INA117SMQ	NRND	TO-99	LMC	8	20	RoHS & Green	AU	N / A for Pkg Type		INA117SMQ	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Apr-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2024

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA117KU/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 17-Apr-2024



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	INA117KU/2K5	SOIC	D	8	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
INA117AM	LMC	TO-CAN	8	20	532.13	21.59	889	NA
INA117BM	LMC	TO-CAN	8	20	532.13	21.59	889	NA
INA117KU	D	SOIC	8	75	506.6	8	3940	4.32
INA117P	Р	PDIP	8	50	506	13.97	11230	4.32
INA117SM	LMC	TO-CAN	8	20	532.13	21.59	889	NA
INA117SMQ	LMC	TO-CAN	8	20	532.13	21.59	889	NA

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司