

GD65232、GD75232 多路 RS-232 驱动器和接收器

1 特性

- 单芯片，可轻松连接 UART 与 IBM PC/AT 串行端口连接器及兼容接口
- 符合或超出 TIA/EIA-232-F 和 ITU v.28 标准的要求
- 设计支持高达 120kbps 的数据速率
- 引脚排列与 SN75C185 和 SN75185 兼容
- ESD 性能经测试符合 JESD 22 : HBM : 1500V、CDM : 500V、MM : 200V

2 应用

- 端子
- [调制解调器](#)
- 计算机
- [有线网络](#)
- [数据中心和企业级计算](#)
- [手持设备](#)

3 说明


GD65232 和 GD75232 分别整合了来自德州仪器 (TI) 贸易标准 SN75188 和 SN75189 双极四路驱动器和接收器的三个驱动器和五个接收器。引脚排列与 SN75C185 的直通式设计相匹配，可减少器件数量，减少所需的布板空间，并轻松实现 UART 与 IBM™ PC/AT 串行端口连接器及兼容接口的互连。与 SN75C185 相比，GD65232 和 GD75232 的双极电路和处理过程以静态功率和外部无源器件为代价，为这一功能提供了一种坚固耐用的低成本解决方案。

GD65232 和 GD75232 符合 TIA/EIA-232-F 和 ITU (原 CCITT) V.28 标准的要求。这些标准适用于以高达 20kbps 的信号传输速率在主机与外设之间进行的数据交换。这些器件的开关速度非常快，足以在容性负载较低 (电缆较短) 时支持高达 120kbps 的速率。除非设计人员能够对电缆和两端接口电路进行设计上的控制，否则无法期望在更高信号传输速率下实现互操作性。要在高达 120kbps 的信号传输速率下实现互操作性，建议使用 TIA/EIA-423-B (ITU V.10) 和 TIA/EIA-422-B (ITU V.11) 标准。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
GD65232 GD75232	SSOP (DB, 20)	7.2mm x 7.8mm
	SOIC (DW, 20)	12.8mm x 10.3mm
	PDIP (N, 20)	24.33mm x 9.4mm
	TSSOP (PW, 20)	6.5mm x 6.4mm

- (1) 有关更多信息，请参阅节 10。
- (2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。




逻辑图 (正逻辑)



Table of Contents

1 特性	1	5.10 Typical Characteristics Receiver.....	9
2 应用	1	6 Parameter Measurement Information	10
3 说明	1	7 Application and Implementation	12
4 Pin Configuration and Functions	3	7.1 Application Information.....	12
5 Specifications	4	7.2 Schematic.....	13
5.1 Absolute Maximum Ratings.....	4	8 Device and Documentation Support	14
5.2 Recommended Operating Conditions.....	4	8.1 接收文档更新通知.....	14
5.3 Thermal Information.....	5	8.2 支持资源.....	14
5.4 Supply Currents over Recommended Operating Free-air Temperature Range.....	5	8.3 商标.....	14
5.5 Electrical Characteristics, Driver.....	6	8.4 静电放电警告.....	14
5.6 Switching Characteristics, Driver.....	6	8.5 术语表.....	14
5.7 Electrical Characteristics, Receiver.....	7	9 Revision History	14
5.8 Switching Characteristics, Receiver.....	7	10 Mechanical, Packaging, and Orderable Information	14
5.9 Typical Characteristics Driver.....	8		

4 Pin Configuration and Functions



Not to scale

图 4-1. DB, DW, N, OR PW Package (Top View)

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
V _{DD}	1	–	Positive RS232 Power Supply
RA1	2	I	RS232 Input
RA2	3	I	RS232 Input
RA3	4	I	RS232 Input
DY1	5	O	RS232 Output
DY2	6	O	RS232 Output
RA4	7	I	RS232 Input
DY3	8	O	RS232 Output
RA5	9	I	RS232 Input
V _{SS}	10	–	Negative RS232 Power Supply
GND	11	–	Ground
RY5	12	O	TTL Output
DA3	13	I	TTL Input
RY4	14	O	TTL Output
DA2	15	I	TTL Input
DA1	16	I	TTL Input
RY3	17	O	TTL Output
RY2	18	O	TTL Output
RY1	19	O	TTL Output
V _{CC}	20	–	Device Power Supply for TTL

(1) Signal Types: I = Input, O = Output, I/O = Input or Output.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage (see ⁽²⁾)		10	V
V_{DD}			15	V
V_{SS}			-15	V
V_I	Input voltage range, Driver	-15	7	V
	Input voltage range, Receiver	-30	30	V
V_O	Driver output voltage range	-15	15	V
I_{OL}	Receiver low-level output current		20	mA
T_J	Operating virtual junction temperature		150	°C
T_{stg}	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the network ground terminal

5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VDD	Supply voltage (see ⁽¹⁾)		7.5	9	15	V
VSS	Supply voltage (see ⁽¹⁾)		-7.5	-9	-15	V
V_{CC}	Supply voltage (see ⁽¹⁾)		4.5	5	5.5	V
V_{IH}	High-level input voltage (driver only)		1.9			V
V_{IL}	Low-level input voltage (driver only)				0.8	V
I_{OH}	High-level output current	Driver			-6	mA
		Receiver			-0.5	
I_{OL}	Low-level output current	Driver			6	mA
		Receiver			16	
T_A	Operating free-air temperature	GD65232	-40		85	°C
		GD75232	0		70	

- (1) When powering up the GD65232 and GD75232, the following sequence should be used:

- V_{SS} , V_{DD} , V_{CC} , I/Os

Applying V_{CC} before V_{DD} may allow large currents to flow, causing damage to the device. When powering down the GD65232 and GD75232, the reverse sequence should be used

5.3 Thermal Information

THERMAL METRIC ⁽¹⁾		DB (SSOP)	DW (SOIC)	N (PDIP)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.0	73.0	59.8	97.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.3	40.2	39.1	41.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57.0	45.7	36.1	59.2	°C/W
ψ_{JT}	Junction-to-top characterization parameter	14.7	12.8	18.3	4.1	°C/W
ψ_{JB}	Junction-to-board characterization parameter	56.3	45.0	35.7	58.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

5.4 Supply Currents over Recommended Operating Free-air Temperature Range

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS				MIN	MAX	UNIT
I_{DD}	Supply current from V_{DD}	All inputs at 1.9V	No load	$V_{DD} = 9V$ $V_{SS} = -9V$		15	mA	
				$V_{DD} = 12V$ $V_{SS} = -12V$		19		
				$V_{DD} = 15V$ $V_{SS} = -15V$		25		
		All inputs at 0.8V	No load	$V_{DD} = 9V$ $V_{SS} = -9V$		4.5		
				$V_{DD} = 12V$ $V_{SS} = -12V$		5.5		
				$V_{DD} = 15V$ $V_{SS} = -15V$		9		
I_{SS}	Supply current from V_{SS}	All inputs at 1.9V	No load	$V_{DD} = 9V$ $V_{SS} = -9V$		-15	mA	
				$V_{DD} = 12V$ $V_{SS} = -12V$		-19		
				$V_{DD} = 15V$ $V_{SS} = -15V$		-25		
		All inputs at 0.8V	No load	$V_{DD} = 9V$ $V_{SS} = -9V$		-3.2		
				$V_{DD} = 12V$ $V_{SS} = -12V$		-3.2		
				$V_{DD} = 15V$ $V_{SS} = -15V$		-3.2		
I_{CC}	Supply current from V_{CC}	All inputs at 5V	No load, $V_{CC} = 5V$	GD65232		38	mA	
				GD75232		30		

5.5 Electrical Characteristics, Driver

over operating free-air temperature range $V_{DD} = 9V$, $V_{SS} = -9V$, $V_{CC} = 5V$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$V_{IL} = 0.8V$,	$R_L = 3k\Omega$,	See 图 6-1	6	7.5		V
V_{OL}	Low-level output voltage (see (1))	$V_{IH} = 1.9V$,	$R_L = 3k\Omega$,	See 图 6-1		-7.5	-6	V
I_{IH}	High-level input current	$V_I = 5V$,		See 图 6-2			10	μA
I_{IL}	Low-level input current	$V_I = 0$,		See 图 6-2			-1.6	mA
$I_{OS(H)}$	High-level short-circuit output current (see (2))	$V_{IL} = 0.8V$,	$V_O = 0$,	See Figure 1	-4.5	-12	-19.5	mA
$I_{OS(L)}$	Low-level short-circuit output current	$V_{IH} = 2V$,	$V_O = 0$,	See 图 6-1	4.5	12	19.5	mA
r_o	Output resistance (see (3))	$V_{CC} = V_{DD} = V_{SS} = 0$,		$V_O = -2V$ to $2V$	300			Ω

- (1) The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only (that is, if $-10V$ is maximum, the typical value is a more negative voltage).
- (2) Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings,
- (3) Test conditions are those specified by TIA/EIA-232-F and as listed above

5.6 Switching Characteristics, Driver

over operating free-air temperature range $V_{CC} = 5V$, $V_{DD} = 12V$, $V_{SS} = -12V$, $T_A = 25^\circ C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low- to high-level output	$R_L = 3k\Omega$ to $7k\Omega$,	$C_L = 15pF$,	See 图 6-3		315	500	ns
t_{PHL}	Propagation delay time, high- to low-level output	$R_L = 3k\Omega$ to $7k\Omega$,	$C_L = 15pF$,	See 图 6-3		75	175	ns
t_{TLH}	Transition time, low- to high-level output	$R_L = 3k\Omega$ to $7k\Omega$	$C_L = 15pF$,	See 图 6-3		60	100	ns
			$C = 2500 pF$,	See 图 6-3 and (1)		1.7	2.5	μs
t_{THL}	Transition time, high- to low-level output	$R_L = 3k\Omega$ to $7k\Omega$	$C_L = 15pF$,	See 图 6-3		40	75	ns
			$C_L = 2500pF$,	See 图 6-3 and (1)		1.5	2.5	μs

- (1) Measured between $\pm 3V$ and $\pm 3V$ points of the output waveform (TIA/EIA-232-F conditions); all unused inputs are tied either high or low.

5.7 Electrical Characteristics, Receiver

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	T _A = 25°C, See 图 6-5		1.75	1.9	2.3	V
		T _A = 0°C to 70°C, See 图 6-5		1.55		2.3	
V _{IT-}	Negative-going input threshold voltage			0.75	0.97	1.25	V
V _{hys}	Input hysteresis voltage (V _{IT+} - V _{IT-})			0.5			V
V _{OH}	High-level output voltage	I _{OH} = -0.5mA	V _{IH} = 0.75V	2.6	4	5	V
			Inputs open	2.6			
V _{OL}	Low-level output voltage	I _{OL} = 10mA, V _I = 3V			0.2	0.45	V
I _{IH}	High-level input current	V _I = 25V, See 图 6-5	GD65232	3.6		11	mA
			GD75232	3.6		8.3	
			V _I = 3V, See 图 6-5	0.43			
I _{IL}	Low-level input current	V _I = -25V, 图 6-5	GD65232	-3.6		-11	mA
			GD75232	-3.6		-8.3	
		V _I = -3V, See 图 6-5	-0.43				
I _{OS}	Short-circuit output current	See 图 6-4			-3.4	-12	mA





(1) All typical values are at T_A = 25°C, V_{CC} = 5 V, V_{DD} = 9 V, and V_{SS} = -9 V.

5.8 Switching Characteristics, Receiver

over operating free-air temperature range V_{CC} = 5V, V_{DD} = 12V, V_{SS} = -12V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to high-level output	C _L = 50pF, R _L = 5kΩ, See 图 6-6		107	250	ns
t _{PHL}	Propagation delay time, high-to low-level output			42	150	ns
t _{TLH}	Transition time, low- to high-level output			175	350	ns
t _{THL}	Transition time, high- to low-level output			16	60	ns
t _{PLH}	Propagation delay time, low-to high-level output	C _L = 15pF, R _L = 1.5kΩ, See 图 6-6		100	160	ns
t _{PHL}	Propagation delay time, high-to low-level output			60	100	ns
t _{TLH}	Transition time, low- to high-level output			90	175	ns
t _{THL}	Transition time, high- to low-level output			15	50	ns

5.9 Typical Characteristics Driver



5.10 Typical Characteristics Receiver




图 5-5. Input Threshold Voltage vs Free-Air Temperature





图 5-6. Input Threshold Voltage vs Supply Voltage



NOTE A: This figure shows the maximum amplitude of a positive-going pulse that, starting from 0V, does not cause a change of the output level.

图 5-7. Noise Rejection




图 5-8. Maximum Supply Voltage vs Free-Air Temperature

6 Parameter Measurement Information




图 6-1. Driver Test Circuit for V_{OH} , V_{OL} , $I_{OS(H)}$, and $I_{OS(L)}$





图 6-2. Driver Test Circuit for I_{IH} and I_{IL}



NOTES: A. The pulse generator has the following characteristics: $t_W = 25\mu s$, $PRR = 20kHz$, $Z_O = 50\Omega$, $t_r = t_f < 50ns$.
B. C_L includes probe and jig capacitance.

图 6-3. Driver Test Circuit and Voltage Waveforms




图 6-4. Receiver Test Circuit for I_{0S}





图 6-5. Receiver Test Circuit for V_{IT} , V_{OH} , and V_{OL}



NOTES: A. The pulse generator has the following characteristics: $t_w = 25\mu s$, $PRR = 20kHz$, $Z_O = 50\Omega$, $t_r = t_f < 50ns$.
B. C_L includes probe and jig capacitance.

图 6-6. Receiver Propagation and Transition Times

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

7.1 Application Information

Diodes placed in series with the VDD and VSS leads protect the GD65232 and GD75232 in the fault condition in which the device outputs are shorted to $\pm 15V$ and the power supplies are at low and provide low-impedance paths to ground, see [图 7-1](#).




图 7-1. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F





图 7-2. Typical Connection

7.2 Schematic



Resistor values shown are nominal.

图 7-3. Schematic (each driver)




图 7-4. Schematic (each receiver)

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

TI E2E™ [中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.3 商标

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision K (August 2012) to Revision L (August 2024)	Page
• 通篇更改了表格、图和交叉参考的编号格式.....	1
• Added the <i>Thermal Information</i> table.....	5

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
GD65232DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD65232DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD65232DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD65232DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD65232PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD65232PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GD65232
GD75232DBR	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DBR.A	Active	Production	SSOP (DB) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232DWRG4	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232N	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	GD75232N
GD75232N.A	Active	Production	PDIP (N) 20	20 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	GD75232N
GD75232PWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232PWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	GD75232
GD75232PWRG4	Obsolete	Production	TSSOP (PW) 20	-	-	Call TI	Call TI	0 to 70	GD75232

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DB0020A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4214851/B 08/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4214851/B 08/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4214851/B 08/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220206/A 02/2017

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月