

## 采用扩展 I/O 的 FPC202 双端口控制器

### 1 特性

- 支持跨两个端口进行控制信号管理和 I2C 聚合
- 每个端口具有四个 LED 驱动器和 12 个通用 I/O
- 通用输出可用于驱动超过 4 个 LED (每个端口)
- 整合了多个 FPC202 器件, 用于通过单个主机接口控制总共 28 个端口
- 无需使用分立式 I2C 多路复用器、LED 驱动器和高引脚计数 FPGA/CPLD 控制器件
- 通过处理接近端口的全部低速控制信号来降低 PCB 布线复杂性
- 可选 I2C (高达 1MHz) 或 SPI (高达 10MHz) 主机控制接口
- 从模块中自动预取用户指定的重要数据
- 广播模式允许对所有 FPC202 控制器的全部端口同步执行写操作
- 用于端口状态指示的高级 LED 功能, 包括可编程闪烁和调光功能
- 可定制中断事件
- 单独的主机侧 I/O 电压: 1.8V 至 3.3V
- 采用小型 QFN 封装, 能够放置在 PCB 底部、端口下方

### 2 应用

- ToR/聚合/核心交换机和路由器
- 无线基础设施基带单元和远程无线电单元
- 网络接口卡 (NIC) 和主机总线适配器 (HBA)
- 存储卡和存储机架
- SFP、QSFP、QSFP-DD、OSFP、Mini-SAS HD 端口管理

### 3 说明

FPC202 双端口控制器用作低速信号聚合器, 适用于 SFP、QSFP 和 Mini-SAS HD 等通用端口类型。FPC202 能够跨两个端口聚合所有低速控制和 I2C 信号, 并为主机提供一个易于使用的管理接口 (I2C 或 SPI)。利用连接到主机的一个公共控制接口, 可以在高端口数应用使用多个 FPC202。

FPC202 所采用的设计允许将其放置在 PCB 底部、压合连接器下方, 由此可简化布线。凭借这种本地控制端口低速信号的方法, 可以使用 I/O 数更少的控制器件 (FPGA、CPLD 和 MCU) 并减少布线层拥塞, 从而降低系统物料清单 (BOM) 成本。

FPC202 能够与标准的 SFF-8431、SFF-8436 和 SFF-8449 低速管理接口 (包括连接每个端口的专用 100/400kHz I2C 接口) 兼容。该器件还提供有其他通用引脚来驱动端口状态 LED 或控制电源开关。LED 驱动程序具有便利的功能, 例如可编程闪烁和调光功能。连接主机控制器的接口可在 1.8V 至 3.3V 的单独电源电压下运行, 以支持低压 I/O。

对于每个端口, FPC202 总共具有四个 LED 驱动器、12 个通用 I/O 和两个下行 I2C 总线。利用这组扩展的 I/O, 可以控制系统内的其他元件和功能。如果每个端口需要四个以上 LED, 则通用输出可用于驱动更多 LED。

FPC202 可以从每个模块中用户指定的寄存器中预取数据, 这样方便主机通过一个快速 I2C (速度高达 1MHz) 或 SPI (速度高达 10MHz) 接口来读取数据。此外, FPC202 还可以触发主机中断, 提示某受控端口上发生了重要的用户可配置事件。这样一来, 便无需再持续轮询模块。

#### 封装信息


器件型号 <sup>(1)</sup>	封装 <sup>(2)</sup>	封装尺寸 <sup>(3)</sup>
FPC202	RHU (WQFN, 56)	11 mm x 5 mm

(1) 请参阅 [器件比较](#)

(2) 如需更多信息, 请参阅 [节 11](#)

(3) 封装尺寸 (长 × 宽) 为标称值, 并包括引脚 (如适用)。





Copyright © 2017, Texas Instruments Incorporated

简化版方框图

## Table of Contents

<b>1</b>	特性.....	1		7.4 Device Functional Modes.....	26
<b>2</b>	应用.....	1		7.5 Programming.....	33
<b>3</b>	说明.....	1		<b>8 Application and Implementation.....</b>	<b>34</b>
<b>4</b>	<b>Device Comparison Table.....</b>	<b>3</b>		8.1 Application Information.....	34
<b>5</b>	<b>Pin Configuration and Functions.....</b>	<b>4</b>		8.2 Typical Application.....	34
<b>6</b>	<b>Specifications.....</b>	<b>8</b>		8.3 Power Supply Recommendations.....	38
	6.1 Absolute Maximum Ratings.....	8		8.4 Layout.....	39
	6.2 ESD Ratings.....	8		<b>9 Device and Documentation Support.....</b>	<b>41</b>
	6.3 Recommended Operating Conditions.....	8		9.1 Documentation Support.....	41
	6.4 Thermal Information.....	9		9.2 接收文档更新通知.....	41
	6.5 Electrical Characteristics.....	9		9.3 支持资源.....	41
	6.6 Timing Requirements.....	12		9.4 Trademarks.....	41
	6.7 Switching Characteristics.....	13		9.5 静电放电警告.....	41
	6.8 Typical Characteristics.....	14		9.6 术语表.....	41
<b>7</b>	<b>Detailed Description.....</b>	<b>15</b>		<b>10 Revision History.....</b>	<b>41</b>
	7.1 Overview.....	15		<b>11 Mechanical, Packaging, and Orderable Information.....</b>	<b>41</b>
	7.2 Functional Block Diagram.....	15			
	7.3 Feature Description.....	15			

### 4 Device Comparison Table

PART NUMBER	PORTS	LED DRIVERS PER PORT	GPIOs PER PORT	ACCESSIBLE DOWNSTREAM ADDRESSES
FPC202	2	4	12	All valid I2C addresses
FPC402	4	2	6	All valid I2C addresses
FPC401	4	2	6	MSA addresses: 0xA0, 0xA2

## 5 Pin Configuration and Functions




图 5-1. RHU Package, 56-Pin QFN (Top View)

**表 5-1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
CAPL	32	O	Connect a single 2.2- $\mu$ F capacitor to GND.
CTRL1	23	I/O	Host-side control interface. These pins are used to implement I2C or SPI depending on the PROTOCOL_SEL pin configuration.
CTRL2	24	I/O	
CTRL3	28	I, Weak internal pull-up	I2C mode (PROTOCOL_SEL = Float or High): CTRL1: SCL - I2C Clock input / open-drain output CTRL2: SDA - I2C Data input / open-drain output CTRL3: SET_ADDR_N - input, address assignment enable. Also used to receive external LED clock. CTRL4: ADDR_DONE_N - output, address assignment complete. Also used to transmit LED clock.
CTRL4	21	O	SPI mode (PROTOCOL_SEL = GND): CTRL1: SCK - Serial clock input CTRL2: SS_N - Active-low slave select input CTRL3: MOSI - Master output/ slave input CTRL4: MISO - Master input / slave output
EN	22	VDD2 I, Weak internal pull-up	Device enable. When EN=0, the FPC202 is in a power-down state and does not respond to the host-side control bus, nor does it perform port-side I2C accesses. When EN=VDD2 or Float, the FPC202 is fully enabled and will respond to the host-side control bus provided VDD1 and VDD2 power has been stable for at least $T_{POR}$ . $V_{IH}$ for this pin is referenced to VDD2. The minimum required assert and de-assert time is 12.5 $\mu$ s.
GPIO[0]	42	VDD1 I/O	General-purpose I/O. Output high voltage ( $V_{OH}$ ) and input high voltage ( $V_{IH}$ ) are based on VDD1. Configured as input (high-Z) by default.
GPIO[1]	53		
GPIO[2]	8		
GPIO[3]	19		
GND	27, DAP	Power	Ground reference. The GND pins should be connected through a low-resistance path to the board GND plane.
HOST_INT_N	25	VDD1/VDD2 O, Open-Drain	Open-drain 3.3-V tolerant active-low interrupt output. It asserts low to interrupt the host. The events which trigger an interrupt are programmable through registers. This pin can be connected in a wired-OR fashion with other FPC202s' interrupt pins. A single pull-up resistor to VDD1 or VDD2 in the 2-k $\Omega$ to 5-k $\Omega$ range is adequate for the entire net.
P0_S0_IN_A	41	I, Weak internal pull-up	Low-speed port status input A. Example usage: SFP: Mod_ABS[1:0] QSFP: ModPrsL[1:0]
P1_S0_IN_A	55		
P0_S0_IN_B	39	I, Weak internal pull-up	Low-speed port status input B. Example usage: SFP: Tx_Fault[1:0] QSFP: IntL[1:0]
P1_S0_IN_B	1		

表 5-1. Pin Functions (续)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
P0_S0_IN_C	37	I, Weak internal pull-up	Low-speed port status input C. Example usage: SFP: Rx_LOS[1:0] QSFP: N/A
P1_S0_IN_C	3		
P0_S1_IN_A	50	VDD1 I, Weak internal pull-up	General-purpose inputs. Input high voltage ( $V_{IH}$ ) is based on VDD1.
P1_S1_IN_A	10		
P0_S1_IN_B	47		
P1_S1_IN_B	12		
P0_S1_IN_C	46		
P1_S1_IN_C	14		
P0_MOD_SCL	36	I/O, Open-Drain	I2C clock open-drain output to the module. External 2-k $\Omega$ to 5-k $\Omega$ pull-up resistor is required. This pin is 3.3-V LVCMOS tolerant.
P1_MOD_SCL	4		
P0_MOD_SDA	35	I/O, Open-Drain	I2C data input / open-drain output to the module. External 2-k $\Omega$ to 5-k $\Omega$ pull-up resistor is required. This pin is 3.3-V LVCMOS tolerant.
P1_MOD_SDA	5		
RSV1	49	I/O	Reserved. Must be left as no connect.
RSV2	15		
RSV3	48		
RSV4	16		
P0_S0_OUT_A	40	O	Low-speed port control output A. OUT_A is disabled by default (high-Z) and when enabled drives high logic unless reprogrammed. A 10-k $\Omega$ pull-up or pull-down resistor is recommended to set a default logic value before this output is enabled. See <a href="#"># 7.3.3</a> for more details. Example usage: SFP: Tx_Disable[1:0] QSFP: ResetL[1:0]
P1_S0_OUT_A	56		
P0_S0_OUT_B	38	O	Low-speed port control output B. Output is disabled by default (high-Z) and when enabled drives low logic unless reprogrammed. A 10-k $\Omega$ pull-up or pull-down resistor is recommended to set a default logic value before this output is enabled. See <a href="#"># 7.3.3</a> for more details. Example usage: SFP: RS[1:0] QSFP: LPMode[1:0]
P1_S0_OUT_B	2		
P0_S0_OUT_C	34	O	General-purpose outputs with special LED driving features for automatic blinking and dimming. Can be used to drive port status LED. This output is enabled and high logic by default at power-up. See <a href="#"># 7.3.2</a> for more details. This pin requires a series resistor with a value of at least 33 $\Omega$ when driving an LED.
P1_S0_OUT_C	6		
P0_S0_OUT_D	33		
P1_S0_OUT_D	7		

**表 5-1. Pin Functions (续)**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
P0_S1_OUT_A	44	VDD1 O	General-purpose outputs. Output high voltage ( $V_{OH}$ ) is based on VDD1.
P1_S1_OUT_A	11		
P0_S1_OUT_B	45		
P1_S1_OUT_B	13		
P0_S1_OUT_C	51	O	General-purpose outputs with special LED driving features for automatic blinking and dimming. Can be used to drive port status LED. This output is enabled and high logic by default at power-up. See <a href="#">节 7.3.2</a> for more details. This pin requires a series resistor with a value of at least 33 $\Omega$ when driving an LED.
P1_S1_OUT_C	17		
P0_S1_OUT_D	52		
P1_S1_OUT_D	18		
PROTOCOL_SEL	31	I, Weak internal pull-up	Used to select between I2C and SPI host-side control interface. Float or High: Inter-IC Control (I2C) GND: Serial Peripheral Interface (SPI)
SPI_LED_SYNC	30	I/O	LED clock synchronization pin for SPI mode only. When using SPI as the host-side control interface (PROTOCOL_SEL=GND), connect all FPC202 SPI_LED_SYNC pins together. This ensures LED synchronization across all FPC202 devices. When using I2C as the host-side control interface, this pin can be floating. LED synchronization is ensured by other means in I2C mode.
TEST_N	29	I, Weak internal pull-up	TI test mode. Float or High: Normal operation GND: TI Test Mode
VDD1	9, 43, 54	Power	Main power supply, $VDD1 = 3.3\text{ V} \pm 5\%$ . TI recommends connecting at least one 1- $\mu\text{F}$ and one 0.1- $\mu\text{F}$ de-coupling capacitors per VDD1 pin as close to the pin as possible.
VDD2	20, 26	Power	Power supply for host-side interface I/Os (CTRL[4:1]). VDD2 can be 1.8 V to 3.3 V $\pm 5\%$ . If the host-side interface operates at 3.3 V, then VDD1 and VDD2 can be connected to the same 3.3-V $\pm 5\%$ supply. TI recommends connecting at least one 1- $\mu\text{F}$ and one 0.1- $\mu\text{F}$ de-coupling capacitors per VDD2 pin as close to the pin as possible.

(1) I = Input, O = Output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
VDD1 <sub>ABSMAX</sub>	Supply voltage (VDD1)	- 0.5	5	V
VDD2 <sub>ABSMAX</sub>	Supply voltage (VDD2)	- 0.5	5	V
VIO <sub>VDD1,ABSMAX</sub>	3.3-V LVCMOS I/O voltage (All pins except CTRL[4:1] and EN)	- 0.5	5	V
VIO <sub>VDD2,ABSMAX</sub>	VDD2 LVCMOS I/O voltage (CTRL[4:1] and EN pins only)	- 0.5	5	V
T <sub>J,ABSMAX</sub>	Junction temperature		150	°C
Storage temperature, T <sub>stg</sub>		- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
VDD1	Supply voltage, VDD1 to GND. DC plus AC power should not exceed these limits.	3.135	3.3	3.465	V
VDD2	Host-side interface supply voltage, VDD2 to GND. 1.8 to 3.3 V typical. DC plus AC power should not exceed these limits.	1.710	1.8, 2.5, 3.3	3.465	V
t <sub>Ramp-VDD1</sub>	VDD1 supply ramp time, from 0 V to 3.135 V	1			ms
t <sub>Ramp-VDD2</sub>	VDD2 supply ramp time, from 0 V to VDD2 - 5%	1			ms
T <sub>A</sub>	Operating ambient temperature	- 40		85	°C
T <sub>J</sub>	Operating junction temperature	- 40		125	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		FPC202	UNIT
		RHU (QFN)	
		56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	30.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	13.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.5	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	6.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.0	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

$T_J = -40\text{ °C to }125\text{ °C}$ ,  $V_{DD1} = 3.3\text{ V} \pm 5\%$ ,  $V_{DD2} = 3.3\text{ V} \pm 5\%$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLY</b>						
$W_{TOTAL}$	Total device power dissipation	VDD1 = VDD2 = 3.3 V, Outputs sourcing maximum current; S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D are OFF ( $V_{out} = \text{High}$ )		90	110	mW
		VDD1 = 3.3 V, VDD2 = 2.5 V, Outputs sourcing maximum current; S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D are OFF ( $V_{out} = \text{High}$ )		100	110	mW
		VDD1 = 3.3 V, VDD2 = 1.8 V, Outputs sourcing maximum current; S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D are OFF ( $V_{out} = \text{High}$ )		100	120	mW
$I_{VDD1}$	Current consumption for VDD1 supply	VDD1 = VDD2 = 3.3 V; S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D are OFF ( $V_{out} = \text{High}$ )		26	31	mA
		VDD1 = VDD2 = 2.5 V; S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D are OFF ( $V_{out} = \text{High}$ )		27	32	
		VDD1 = 3.3 V, VDD2 = 1.8 V; S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D are OFF ( $V_{out} = \text{High}$ )		29	34	mA

## 6.5 Electrical Characteristics (续)

$T_J = -40\text{ }^\circ\text{C}$  to  $125\text{ }^\circ\text{C}$ ,  $V_{DD1} = 3.3\text{ V} \pm 5\%$ ,  $V_{DD2} = 3.3\text{ V} \pm 5\%$  (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$I_{VDD2}$	Current consumption for VDD2 supply	VDD1 = VDD2 = 3.3 V, Outputs sourcing maximum current; S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D are OFF ( $V_{out} = \text{High}$ )		0.2	0.35	mA
		VDD1 = 3.3 V, VDD2 = 2.5 V, Outputs sourcing maximum current; S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D are OFF ( $V_{out} = \text{High}$ )		0.1	0.3	mA
		VDD1 = 3.3 V, VDD2 = 1.8 V, Outputs sourcing maximum current; S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D are OFF ( $V_{out} = \text{High}$ )		0.1	0.25	mA
$I_{total-idle}$	Total device supply current consumption in idle mode			6.5	mA	
<b>LVCMOS I/O DC SPECIFICATIONS</b>						
$V_{IH}$	High level input voltage	Applies to S0_IN_A, S0_IN_B, S0_IN_C, S1_IN_A, S1_IN_B, S1_IN_C, PROTOCOL_SEL, and GPIO[3:0]		2.0	3.465	V
		Applies to EN		0.7* VDD2	VDD2	
$V_{IL}$	Low level input voltage	Applies to S0_IN_A, S0_IN_B, S0_IN_C, S1_IN_A, S1_IN_B, S1_IN_C, PROTOCOL_SEL, GPIO[3:0], and EN		- 0.3	0.8	V
$V_{OH}$	High level output voltage	Applies to S0_OUT_A, S0_OUT_B, and GPIO[3:0], $I_{OH} = -2\text{ mA}$		2.8	3.465	V
		Applies to S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D, $I_{OH} = -50\text{ }\mu\text{A}$		2.5		
$V_{OL}$	Low level output voltage	Applies to S0_OUT_A, S0_OUT_B, and GPIO[3:0], $I_{OL} = 2\text{ mA}$		GND	0.4	V
		Applies to S0_OUT_C, S0_OUT_D, S1_OUT_C, and S1_OUT_D, $I_{OL} = 18\text{ mA}$		GND	0.4	
$I_{IH}$	High level input current	Applies to S0_IN_A, S0_IN_B, S0_IN_C, S1_IN_A, S1_IN_B, S1_IN_C, and GPIO[3:0]		- 1	1	$\mu\text{A}$
$I_{IL}$	Low level input current	Applies to S0_IN_A, S0_IN_B, S0_IN_C, S1_IN_A, S1_IN_B, S1_IN_C		- 220	- 170	$\mu\text{A}$
		Applies to GPIO[3:0]		- 1	1	$\mu\text{A}$
$t_{SP-LS}$	Pulse width of spikes that are suppressed by FPC202 input de-glitch filter on all IN_* low-speed pins	Pulses shorter than min are suppressed, and pulses longer than the max are not suppressed.		30	50	$\mu\text{s}$
<b>DOWNSTREAM MASTER I2C ELECTRICAL CHARACTERISTICS (MOD_SCL AND MOD_SDA)</b>						
$V_{OL}$	Low level output voltage	$I_{OL} = 3\text{ mA}$		GND	0.4	V
$V_{IL}$	Low level input voltage			- 0.3	1.04	V
$V_{IH}$	High level input voltage			2.19	3.465	V
$C_D^{(1)}$	I2C bus capacitive load	1.6 k $\Omega$ pull-up resistor max			200	pF

## 6.5 Electrical Characteristics (续)

$T_J = -40\text{ }^\circ\text{C}$  to  $125\text{ }^\circ\text{C}$ ,  $V_{DD1} = 3.3\text{ V} \pm 5\%$ ,  $V_{DD2} = 3.3\text{ V} \pm 5\%$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>HOST-SIDE I2C ELECTRICAL CHARACTERISTICS (PROTOCOL_SEL=FLOAT/HIGH)</b>						
$V_{IH}$	Input high level voltage	SDA (CTRL2) and SCL (CTRL1)	0.7* VDD2		VDD2	V
$V_{IL}$	Input low level voltage	SDA (CTRL2) and SCL (CTRL1)			0.3* VDD2	V
$C_{IN}^{(1)}$	Input pin capacitance	SDA (CTRL2) and SCL (CTRL1)		0.5	1	pF
$V_{OL}$	Low level output voltage	SDA (CTRL2) or SCL (CTRL1), IOL = 3 mA	GND		0.4	V
$I_L$	IL Leakage current	SDA (CTRL2) or SCL (CTRL1), VIN = VDD2	- 1		1	$\mu\text{A}$
$C_b^{(1)}$	I2C bus capacitive load				550	pF
<b>HOST-SIDE SPI ELECTRICAL CHARACTERISTICS (PROTOCOL_SEL=GND)</b>						
$V_{IH}$	Input high level voltage	SCK (CTRL1), SS_N (CTRL2), and MOSI (CTRL3)	0.7* VDD2			V
$V_{IL}$	Input low level voltage	SCK (CTRL1), SS_N (CTRL2), and MOSI (CTRL3)			0.3* VDD2	V
$C_{IN}^{(1)}$	Input pin capacitance	SCK (CTRL1), SS_N (CTRL2), and MOSI (CTRL3)		0.5	1	pF
$V_{OH}$	High level output voltage	MISO (CTRL4) pin, IOH = - 4 mA	0.7* VDD2			V
$V_{OL}$	Low level output voltage	MISO (CTRL4) pin, IOL = 4 mA	GND		0.4	V
$I_L$	Leakage current	MOSI (CTRL3)	- 220		- 170	$\mu\text{A}$
		SCK (CTRL1), SS_N (CTRL2), and MISO (CTRL4)	- 1		1	$\mu\text{A}$
$C_{MISO}^{(1)}$	MISO output capacitive load	MISO (CTRL4) pin			50	pF

(1) These parameters are not production tested.

## 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT	
<b>GENERAL TIMING REQUIREMENTS</b>						
$T_{POR}$	Internal power-on reset (PoR) time	Time between stable VDD1 power supply ( $VDD1 \geq 3.3V - 5\%$ ) and deassertion of internal PoR. The port-side and host-side control interfaces (I2C and/or SPI) are not operational during this time.		30	50	ms
<b>HOST-SIDE SPI TIMING REQUIREMENTS (PROTOCOL_SEL =GND) <sup>(1)</sup> <sup>(2)</sup></b>						
$f_{SPI}$		0.1		10	MHz	
$t_{HI-SCK}$			$0.4 \div f_{SPI}$		ns	
$t_{LO-SCK}$			$0.4 \div f_{SPI}$		ns	
$t_{HD-MOSI}$			1		ns	
$t_{SU-MOSI}$			1		ns	
$t_{HD-SSN}$			4		ns	
$t_{SU-SSN}$			1.2		ns	
$t_{OFF-SSN}$		For writes and local FPC202 register reads		1	$\mu s$	
		For consecutive downstream (remote) register reads on the same port, assuming 400 KHz I2C		170		
		For consecutive downstream (remote) register reads on the same port, assuming 100 KHz I2C		620		
$t_{ODZ-MISO}$	MISO (CTRL4) driven-to-TRI_STATE time		32		ns	
$t_{OZD-MISO}$	MISO (CTRL4) TRI_STATE-to-driven time		10		ns	
$t_{OD}$	MISO (CTRL4) output delay time		15		ns	
<b>HOST-SIDE I2C TIMING REQUIREMENTS (PROTOCOL_SEL=FLOAT OR HIGH) <sup>(2)</sup> <sup>(3)</sup> <sup>(4)</sup></b>						
$f_{SCL}$	Host-side I2C clock frequency (CTRL1) in I2C mode	100		1000	kHz	
$t_{BUF}$	Bus free time between STOP and START condition	0.5			$\mu s$	
$t_{HD-STA}$	Hold time after (repeated) START condition. After this period, the first clock is generated.	After this period, the first clock can be generated by the master.		0.3	$\mu s$	
$t_{SU-STA}$	Repeated START condition setup time	0.3			$\mu s$	
$t_{SU-STO}$	STOP condition setup time	0.3			$\mu s$	
$t_{HD-DAT}$	SDA (CTRL2) hold time	32			ns	
$t_{SU-DAT}$	SDA (CTRL2) setup time	Applies to standard-mode I2C, 100 kHz		250	ns	
	SDA (CTRL2) setup time	Applies to fast-mode I2C, 400 kHz		100	ns	
	SDA (CTRL2) setup time	Applies to fast-mode plus I2C, 1000 kHz		50	ns	
$t_{LOW}$	SCL (CTRL1) clock low time	0.5			$\mu s$	
$t_{HIGH}$	SCL (CTRL1) clock high time	0.3			$\mu s$	

## 6.6 Timing Requirements (续)

			MIN	NOM	MAX	UNIT
t <sub>R</sub>	SDA (CTRL2) rise time, read	Applies to standard-mode I2C, 100 kHz			1000	ns
	SDA (CTRL2) rise time, read	Applies to fast-mode I2C, 400 kHz	20		300	ns
	SDA (CTRL2) rise time, read	Applies to fast-mode plus I2C, 1000 kHz			120	ns
t <sub>F</sub>	SDA (CTRL2) fall time, read	Applies to standard-mode I2C, 100 kHz			300	ns
	SDA (CTRL2) fall time, read	Applies to fast-mode I2C, 400 kHz	4.4		300	ns
	SDA (CTRL2) fall time, read	Applies to fast-mode plus I2C, 1000 kHz	4.4		120	ns

- (1) SPI operation is available T<sub>POR</sub> milliseconds after VDD1 power up, provided EN = high or float and VDD2 is stable.
- (2) These parameters are not production tested.
- (3) I2C operation is available T<sub>POR</sub> milliseconds after VDD1 power up, provided EN = high or float and VDD2 is stable.
- (4) These specifications support I2C Rev 6 specifications

## 6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DOWNSTREAM MASTER I2C SWITCHING CHARACTERISTICS</b>						
f <sub>SCL</sub>	SCL clock frequency	Applies to standard-mode I2C, 100 kHz	66	83	100	kHz
		Applies to fast-mode I2C, 400 kHz	264	332	400	kHz
t <sub>LOW-SCL</sub>	SCL clock pulse width low period		1.3			μs
t <sub>HIGH-SCL</sub>	SCL clock pulse width high period		0.6			μs
t <sub>BUF</sub>	Time bus free before new transmission starts	Between STOP and START and between ACK and RESTART	20			μs
t <sub>HD-STA</sub>	Hold time START operation		0.6			μs
t <sub>SU-STA</sub>	Setup time START operation		0.6			μs
t <sub>HD-DAT</sub>	Data hold time		0			μs
t <sub>SU-DAT</sub>	Data setup time		0			μs
t <sub>R</sub>	SCL and SDA rise time	100 KHz operation. From V <sub>IL</sub> (Max) - 0.15 V to V <sub>IH</sub> (Min) + 0.15 V.			300	ns
	SCL and SDA rise time	100 KHz operation. From V <sub>IL</sub> (Max) - 0.15 V to V <sub>IH</sub> (Min) + 0.15 V.			300	
t <sub>F</sub>	SCL and SDA fall time	100 KHz operation. From V <sub>IH</sub> (Min) + 0.15 V to V <sub>IL</sub> (Max) - 0.15 V.			300	ns
	SCL and SDA fall time	400 KHz operation. From V <sub>IH</sub> (Min) + 0.15 V to V <sub>IL</sub> (Max) - 0.15 V.			300	
t <sub>SU-STO</sub>	STOP condition setup time		0.6			μs
t <sub>SP-I2C</sub> <sup>(1)</sup>	Pulse width of spikes that are suppressed by FPC202 input filter		0		50	ns

- (1) These parameters are not production tested.

## 6.8 Typical Characteristics




图 6-1. Static IDD1 vs. Ambient Temperature




图 6-2. Dynamic IDD1 vs. Ambient Temperature




图 6-3. Static IDD2 vs. Ambient Temperature




图 6-4. Dynamic IDD2 vs. Ambient Temperature


## 7 Detailed Description

### 7.1 Overview

The FPC202 is designed to interface with two ports and aggregate the I2C and low-speed control and status signals associated with these ports into a single host-side interface (I2C or SPI). Multiple FPC202s can be combined to support up to 28 total ports, all of which are controlled through the same host-side interface. This greatly reduces the number of signals which route to the host controller, saving valuable I/O resources, board routing space, and bill of materials (BOM) cost.

Functionally, the FPC202 is organized as shown in 节 7.2. Two types of host-side control interfaces are supported (I2C and SPI) for controlling and monitoring the downstream ports. The FPC202 has four special outputs per downstream port (S0\_OUT\_C, S0\_OUT\_D, S1\_OUT\_C, and S1\_OUT\_D) which can be used to drive port status LEDs.

### 7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

### 7.3 Feature Description

The features of the FPC202 dual port controller include:

- [Host-Side Control Interface](#)
- [LED Control](#)
- [Low-Speed Output Signal Control](#)
- [Low-Speed Input Status and Interrupt Generation](#)
- [Downstream \(Port-Side\) I2C Master](#)
- [Data Pre-Fetch From Modules](#)
- [Scheduled Write](#)
- [Protocol Timeouts](#)
- [General-Purpose Inputs/Outputs](#)
- [Hot-Plug Support](#)

### 7.3.1 Host-Side Control Interface

The FPC202 has a single host-side interface which can be configured as one of two available protocols, depending on the pin strap value of the PROTOCOL\_SEL pin:

- Inter-Integrated Circuit (I2C) up to 1 MHz Fast-mode Plus
- Serial Peripheral Interface (SPI) up to 10 MHz


These represent the two functional modes of operation for which the FPC202 can be configured. Refer to [§ 7.4](#) for more details.

### 7.3.2 LED Control

The FPC202 uses four sets of outputs, P[1:0]\_S0\_OUT\_C, P[1:0]\_S0\_OUT\_D, P[1:0]\_S1\_OUT\_C, and P[1:0]\_S1\_OUT\_D to drive LEDs associated with the ports under its control. Most SFP and QSFP applications use one yellow and one green LED per port to indicate different link status such as link up, link down, and other link states. Some QSFP applications require one LED per lane, which equals four LEDs per port.

For applications requiring more than four LEDs per port, spare outputs (OUT\_\* and GPIO) can be used to drive additional LEDs in a mostly-static fashion. The blinking and dimming capabilities available on the S0\_OUT\_C, S0\_OUT\_D, S1\_OUT\_C, and S1\_OUT\_D pins are not available on the other FPC202 outputs.

LEDs should be connected to the FPC202 in an active-low fashion as shown in [图 7-1](#). When the S0\_OUT\_C, S0\_OUT\_D, S1\_OUT\_C, or S1\_OUT\_D pin drives a low voltage ( $V_{OL}$ ), the LED is illuminated. When these pins drive a high voltage ( $V_{OH}$ ), the LED is off. Bi-color LEDs can be connected in a similar fashion, and each LED should have its own current-limiting resistor. The current-limiting resistor value is selected by choosing the desired maximum current through the LED and the corresponding voltage drop from the LED's current vs. voltage plot. The sum of forward voltage drop of the LED, the voltage drop across the series resistor, and the maximum  $V_{OL}$  (0.5 V maximum for currents between 2 and 18 mA) is equal to the LED supply voltage. Note that S0\_OUT\_C, S0\_OUT\_D, S1\_OUT\_C, and S1\_OUT\_D are tri-stated while the device is held in reset (during POR or while the EN pin is low), and are enabled during normal operation and drive a high voltage by default.



Copyright © 2017, Texas Instruments Incorporated

图 7-1. Example Connection Between S0\_OUT\_C, S0\_OUT\_D, S1\_OUT\_C, and S1\_OUT\_D and Active-Low LEDs

Each port under the FPC202's control has a set of registers that allow the user to configure each LED into one of the following states:

- ON
- OFF
- PWM (ON with programmable intensity)
- BLINK (with programmable blink duty cycle, frequency, and ON intensity)


LED blinking is configured by setting an on and an off time. Each of these times is configured separately and have a minimum value of 2.5 ms and a maximum value of 637.5 ms for a maximum blinking period of 1.275 seconds. The pulse width modulation (PWM) duty cycle has 256 settings where 0 is completely off, and 255 is

maximum brightness. Note that the PWM is 0 by default and must be configured for the LEDs to be visible in BLINK or PWM modes.

LED blinking can be synchronized across both ports under the FPC202's control, and it can be synchronized across all ports in the system which are under the control of an FPC202. For SPI, cross-device synchronization utilizes the SPI\_LED\_SYNC pin. One device is configured to forward its internal LED clock to this pin, and all other devices are configured to receive an external LED clock on this pin. For I2C, the first device in the CTRL4 to CTRL3 pin daisy chain is configured to output its internal LED clock to the CTRL4 pin. All other devices are configured to receive an external LED clock from the CTRL3 pin and to output the clock to the CTRL4 pin.

### 7.3.2.1 Configurations with up to eight LEDs per port

In some applications it may be desirable to control more than four LEDs per port. In cases where the additional LEDs are relatively static in nature and blinking is not required, the FPC202's GPIO and unused OUT\_\* pins (for example, S1\_OUT\_A and S1\_OUT\_B) can be allocated for driving these LEDs in an active-low configuration. S0\_OUT\_C, S0\_OUT\_D, S1\_OUT\_C, and S1\_OUT\_D should be connected to LEDs requiring blinking and/or dimming, and up to four additional LEDs can be controlled per port from the GPIO, S1\_OUT\_A, and S1\_OUT\_B pins. [图 7-2](#) shows an example of how up to eight LEDs can be controlled per port.



Copyright © 2017, Texas Instruments Incorporated

图 7-2. Example Configuration for Driving Eight LEDs Per Port

### 7.3.3 Low-Speed Output Signal Control

The FPC202 has four general-purpose outputs per port which can be used to drive the low-speed inputs to the module. The host controller can change the state of these outputs for each port individually, for all ports connected to a given FPC202 device simultaneously, or for all ports in the system simultaneously.

There are two configuration registers for these outputs. One register configures the enable state of the S0\_OUT\_A, S0\_OUT\_B, S1\_OUT\_A, and S1\_OUT\_B pins for every port, and by default the S0\_OUT\_A, S0\_OUT\_B, S1\_OUT\_A, and S1\_OUT\_B pins are disabled (tri-stated). The second register controls the output value for all S0\_OUT\_A, S0\_OUT\_B, S1\_OUT\_A, and S1\_OUT\_B pins, where S0\_OUT\_A/S1\_OUT\_A have default values of '1' and S0\_OUT\_B/S1\_OUT\_B have default values of '0'. The output values should be configured before the outputs are enabled. If a default value is desired during boot-up before these pins are enabled, a 10-kΩ pull-up or pull-down resistor is recommended (note that SFP and QSFP modules have internal pull-up and pull-downs on certain inputs). Note that if the VDD1 rail does not have power and there is an

externally powered pull-up resistor connected to an output pin, the output pin will be pulled low until VDD1 is supplied.

An example signal connection is provided below. S0\_OUT\_A, S0\_OUT\_B, S1\_OUT\_A, and S1\_OUT\_B are not restricted to this port pin assignment, and they can be used to drive any 3.3-V signal required for the application, provided the  $I_{OH}$  and  $I_{OL}$  limits are met.

**表 7-1. Example Connections for Low-Speed FPC202 Outputs to SFP/QSFP ports**

PIN NAME	EXAMPLE CONNECTION		COMMENT
	SFP	QSFP	
S0_OUT_A	Tx_Disable	ResetL	
S0_OUT_B	RS0	LPMode	Alternatively, RS0 and RS1 be driven to the same level by using just one output.
S1_OUT_A	RS1	—	
S1_OUT_B	General-purpose output, available for any purpose		

### 7.3.4 Low-Speed Input Status and Interrupt Generation

The FPC202 has six general-purpose inputs per port which can be used to monitor the low-speed outputs from the module. The host controller can monitor the status of these signals for each port by reading the appropriate registers in the FPC202. In addition, the FPC202 can be configured to generate an interrupt to the host through the HOST\_INT\_N signal whenever one or more of the low-speed input signals change state. The interrupt can be configured to trigger on the falling edge, the rising edge, or both the falling and rising edges. A single register stores flags for which inputs and edges are responsible for the trigger.

The recommended signal connection is as follows. S0\_IN\_A, S0\_IN\_B, S0\_IN\_C, S1\_IN\_A, S1\_IN\_B, and S1\_IN\_C are not restricted to this port pin assignment, and in fact they can be used to monitor the status of any low-speed 3.3-V signal required for the application.

**表 7-2. Example Connections for Low-Speed FPC202 Inputs to SFP/QSFP ports**

PIN NAME	EXAMPLE CONNECTION		COMMENT
	SFP	QSFP	
S0_IN_A	Tx_Fault	IntL	
S0_IN_B	Mod_ABS	ModPrsL	
S0_IN_C	Rx_LOS	—	This pin is unused in QSFP applications, or it can be utilized as a general-purpose input.
S1_IN_A	General-purpose input, available for any purpose		
S1_IN_B	General-purpose input, available for any purpose		
S1_IN_C	General-purpose input, available for any purpose		

The events which trigger an active-low interrupt on the HOST\_INT\_N pin are user-configurable. Multiple FPC202s' HOST\_INT\_N pins can be connected together in a wired-or fashion. Interrupt generation can be configured as follows:

**表 7-3. Host-side interrupt options**

INTERRUPT-TRIGGERING EVENT	PIN(S) MONITORED	EXAMPLE APPLICATION <sup>(1)</sup>
Rising edge	S0_IN_A	Indicates de-assertion of port-side interrupt (Tx_Fault or IntL).
	S0_IN_B	Indicates that a module has been removed.
	S0_IN_C	Indicates loss of optical signal (Rx_LOS) for SFP applications.
	S0_IN_A, S0_IN_B, or S0_IN_C	Indicates de-assertion of port-side interrupt, removal of module, or loss of optical signal (Rx_LOS).
	S1_IN_A	Indicates rising edge on S1_IN_A
	S1_IN_B	Indicates rising edge on S1_IN_B
	S1_IN_C	Indicates rising edge on S1_IN_C
	S1_IN_A, S1_IN_B, or S1_IN_C	Indicates rising edge on S1_IN_A, S1_IN_B, or S1_IN_C
Falling edge	S0_IN_A	Indicates assertion of port-side interrupt (Tx_Fault or IntL).
	S0_IN_B	Indicates that a module has been inserted.
	S0_IN_C	Indicates presence of optical signal (Rx_LOS) for SFP applications.
	S0_IN_A, S0_IN_B, or S0_IN_C	Indicates assertion of port-side interrupt, insertion of module, or presence of optical signal (Rx_LOS).
	S1_IN_A	Indicates falling edge on S1_IN_A
	S1_IN_B	Indicates falling edge on S1_IN_B
	S1_IN_C	Indicates falling edge on S1_IN_C
	S1_IN_A, S1_IN_B, or S1_IN_C	Indicates falling edge on S1_IN_A, S1_IN_B, or S1_IN_C
Rising or falling edge	S0_IN_A	Indicates assertion/de-assertion of port-side interrupt (Tx_Fault or IntL).
	S0_IN_B	Indicates that a module has been inserted/removed.
	S0_IN_C	Indicates presence/absence of optical signal (Rx_LOS) for SFP applications.
	S0_IN_A, S0_IN_B, or S0_IN_C	Indicates assertion/de-assertion of port-side interrupt, insertion/removal of module, or presence/absence of optical signal (Rx_LOS).
	S1_IN_A	Indicates rising/falling edge on S1_IN_A
	S1_IN_B	Indicates rising/falling edge on S1_IN_B
	S1_IN_C	Indicates rising/falling edge on S1_IN_C
	S1_IN_A, S1_IN_B, or S1_IN_C	Indicates rising/falling edge on S1_IN_A, S1_IN_B, or S1_IN_C

(1) Example applications assume that S0\_IN\_A, S0\_IN\_B, and S0\_IN\_C are connected to the downstream ports as per the example connection table, [表 7-2](#).

The FPC202 is also able to generate an interrupt based on pre-fetched data. This is known as a data-driven interrupt. The FPC202 monitors up to four bytes within the pre-fetched range for each port. For each of the bytes, the register offset address is programmed to a local FPC202 register as well as the enable bit fields which will trigger the interrupt. When one of the enabled bits of the four monitored bytes changes state from a '0' to a '1' and stays a '1' for two consecutive periodic pre-fetch cycles (0 → 1 → 1), the interrupt is generated and the periodic pre-fetch operation is halted. The FPC202 has four registers per port, which contain the sampled data from the bytes being monitored after the interrupt is triggered. To clear the interrupt, the trigger source byte's sampled data register is read. The periodic pre-fetch must be restarted after the interrupt is cleared with an I2C command. Because it takes two periodic pre-fetch cycles to trigger this interrupt, it may take up to 10 ms for the host to see the trigger after the downstream module's monitored bit field changes for the fastest periodic pre-fetch setting.

The FPC202 also has the ability to generate an interrupt if there is a mishap in the downstream I2C bus. The SDA bus and the SCL bus each have timers that will trigger an interrupt if they are held in a low state too long due to excessive clock stretching or a port error. Once the interrupt is triggered, it is cleared by issuing a port reset on the relevant port. These interrupts are known as *SCL Stuck* and *SDA Stuck* interrupts and can be configured individually for each port. By default, the *SCL Stuck* interrupt will trigger after the SCL bus is held low for 35 ms (typical). This value is configurable individually by port. The *SDA Stuck* interrupt will trigger after the SDA is held low for 1 s (typical). The user may issue a port reset sequence (9 consecutive SCL clock cycles with the last being an I2C stop condition) or module reset to restore the module to a known state.

When a host-side interrupt is triggered, the host must determine the source and cause of the interrupt. The recommended procedure for identifying the source and cause of an interrupt is as follows:

1. Read the FPC202 aggregated port interrupt flags of the first FPC202 instance to see which, if any, downstream port triggered the interrupt.
2. If this instance of the FPC202 has any aggregated port interrupts flagged, read all of the status registers to determine the source of the interrupt and clear it. If an *SCL Stuck* or *SDA Stuck* interrupt is triggered, a port reset must be issued and the periodic pre-fetch must be restarted. The host may also perform other housekeeping activities based on the interrupt, such as change the state of the LEDs after a module is no longer present.
3. Repeat steps 1 and 2 for the next FPC202 instance, until the HOST\_INT\_N bus is cleared.

This procedure applies to every FPC202 device which is wire-or'ed to the host-side interrupt signal. The total time required for the host to identify the source and cause of the interrupt for an implementation consisting of N total FPC202' s, where all N HOST\_INT\_N outputs are wire-or'ed together, is as follows:

$T_{\text{interrupt}}$  = Delay between the IN\_\* pin changing state and the corresponding FPC202 device triggering an interrupt (50 μs max).

$T_{\text{read}}$  = Time required to read a single register from N FPC202 devices.

For I2C mode,  $T_{\text{read}} = (9 \cdot 4 \cdot N) / F_{\text{I2C}}$ , where  $F_{\text{I2C}}$  is the SCL clock frequency.

For SPI mode,  $T_{\text{read}} = (29 \cdot 2 \cdot N) / F_{\text{SPI}} + T_{\text{OFF-SSN}}$ , where  $F_{\text{SPI}}$  is the SCK clock frequency, and  $T_{\text{OFF-SSN}}$  is the SS\_N off time.

$$T_{\text{total}} = T_{\text{interrupt}} + 4 \cdot T_{\text{read}}$$

表 7-4 gives some examples of  $T_{\text{total}}$  for different I2C/SPI frequencies and different values of N.

**表 7-4. Example Calculations for Determining the Source and Cause of a Host-Side Interrupt**

MODE	F <sub>I2C</sub>	F <sub>SPI</sub>	N	T <sub>read</sub> (ms)	T <sub>total</sub> (ms)
I2C	100 kHz	-	1	0.36	1.5
I2C	100 kHz	-	4	1.44	5.8
I2C	100 kHz	-	8	2.88	11.6
I2C	100 kHz	-	12	4.32	17.3
I2C	400 kHz	-	1	0.09	0.4

**表 7-4. Example Calculations for Determining the Source and Cause of a Host-Side Interrupt (续)**

MODE	F <sub>I2C</sub>	F <sub>SPI</sub>	N	T <sub>read</sub> (ms)	T <sub>total</sub> (ms)
I2C	400 kHz	-	4	0.36	1.5
I2C	400 kHz	-	8	0.72	2.9
I2C	400 kHz	-	12	1.08	4.4
I2C	1000 kHz	-	1	0.0036	0.1
I2C	1000 kHz	-	4	0.144	0.6
I2C	1000 kHz	-	8	0.288	1.2
I2C	1000 kHz	-	12	0.432	1.8
SPI	-	1 MHz	1	0.06	0.3
SPI	-	1 MHz	4	0.23	1.0
SPI	-	1 MHz	8	0.47	1.9
SPI	-	1 MHz	12	0.70	2.8
SPI	-	10 MHz	1	0.01	0.1
SPI	-	10 MHz	4	0.02	0.1
SPI	-	10 MHz	8	0.05	0.2
SPI	-	10 MHz	12	0.07	0.3

Request access to the *FPC202 Programmer's Guide* (SNLU229) [here](#) for more details on how to configure the interrupts.

### 7.3.5 Downstream (Port-Side) I2C Master

The FPC202 has two master I2C interfaces for managing up to two ports, referred to as "downstream" ports. Each downstream I2C interface can be configured to operate with an SCL clock frequency between 100 kHz and 400 kHz. The downstream I2C master supports clock stretching.

The SFF-8472 and SFF-8431 specifications define up to two logical device addresses per SFP port: 0xA0 and 0xA2. The SFF-8436 specification defines one logical device address per QSFP port: 0xA0. By default, both 0xA0 and 0xA2 are directly addressable by the upstream host controller. The directly accessible addresses may be modified through I2C writes to the FPC202 such that any valid I2C address is directly accessible. Refer to [表 7-6](#) (I2C) and [表 7-7](#) (SPI). The FPC202 uses this address mapping scheme to decode the port and device address and perform a downstream I2C read or write operation. This is known as a remote access. Remote accesses have the highest priority when accessing the downstream module. If there is an on-going periodic pre-fetch or scheduled write, these operations will be stopped at the next byte boundary and the remote access will be executed. The periodic pre-fetch or schedule write operation will be resumed after the remote access finishes. Note that the periodic pre-fetch will begin from the starting register offset of the pre-fetch range rather than where it left off during the interruption. If a remote access is attempted during an interrupt-driven pre-fetch, the interrupt-driven pre-fetch will finish and the remote access will be executed afterwards. If an autonomous access (pre-fetch or scheduled write) occurs during a remote access, the autonomous access will be executed after the remote access is completed.

All the bits of the downstream device address can be modified for direct read/write access, allowing communication with addresses 0x10, 0x20, ..., 0xE0, and 0xF0. Modified addresses cannot be used with other features such as pre-fetching and scheduled write. In SPI mode, accessing a register in the pre-fetched range from a modified address will return the pre-fetched value from the 0xA0 or 0xA2 address. To avoid this, the gate bit must be reset before attempting such an access.

### 7.3.6 Data Pre-Fetch From Modules

The FPC202 can be configured to pre-fetch data from each downstream port's module. The pre-fetched data is stored locally in the FPC202's memory, allowing any downstream read operations in the pre-fetch range to be directly read from the FPC202 rather than waiting for the FPC202 to read from the downstream device through

I2C. The FPC202 can pre-fetch data from the ports on a one-time basis, a regular basis (periodic pre-fetch), or upon the occurrence of certain events (interrupt-driven pre-fetch).

For periodic pre-fetching, the period is configured in steps of 5 ms from 0 to 1.275 s, where 0 is a one-time pre-fetch. The pre-fetched range is determined by two settings, the pre-fetch length and the pre-fetch offset address. The FPC202 will pre-fetch beginning at the offset address for a length of bytes between 1 and 32. The target device address is set to either 0xA0 or 0xA2. Once configured, the start bit is set to begin periodic pre-fetching and the stop bit is set to stop pre-fetching. After a pre-fetch is completed, the gate bit is set to '0', and any attempted read operation in the pre-fetched range will return data from the FPC202's memory containing the last pre-fetched data. To modify the pre-fetched range or to stop the FPC202 from returning the data from memory, the gate bit must be reset to '1'. If the FPC202 receives a NACK during a pre-fetch attempt, the gate bit will automatically be reset. Each port has its own gate bit and separate memory and settings.

For interrupt-driven pre-fetch, the interrupt event can be configured for either the rising- or falling-edge of one of the IN\_[A,B,C] input signals of a port. The pre-fetch range and target device address is configured similarly but independently of the periodic pre-fetch settings. Interrupt-driven pre-fetch also has a gate bit and memory independent of the periodic pre-fetch. Once an interrupt-driven pre-fetch occurs successfully, an interrupt is triggered on the HOST\_INT\_N pin and the aggregated interrupt flag for that port will be set. For the interrupt to be cleared and for another interrupt pre-fetch to occur, it must be re-armed with a register write. If the pre-fetch attempt is NACK'd, the gate bit will not be set, the interrupt will not be generated, and the interrupt-driven pre-fetch does not need to be re-armed. Note that the pre-fetched data from the interrupt-driven pre-fetch has precedence over the data from a periodic pre-fetch if they have overlapping pre-fetch ranges. The FPC202 will return data from the interrupt-driven pre-fetch even if the periodic pre-fetch data is more recent. When an interrupt-driven pre-fetch occurs, it is recommended that it is dealt with immediately by reading the pre-fetched data and re-arming it.

Request access to the *FPC202 Programmer's Guide* (SNLU229) [here](#) for more details on how to configure data pre-fetch.

### 7.3.7 Scheduled Write

The FPC202 has the ability to schedule a write operation on one or more downstream modules simultaneously by writing to local FPC202 registers. This operation, known as a scheduled write, allows for quicker writing by utilizing the faster host-side I2C rate. The host-side I2C bus is not held while the write occurs in the downstream I2C. This command may be broadcasted to all FPC202s to write to any combination of ports concurrently.

Scheduled writes can be directed to an individual port (port scheduled write) or to a group of two or more ports simultaneously (common scheduled write). The status of the port scheduled write or common scheduled write may be checked in a local FPC202 register. This register will reflect if the operation completed successfully, or if it was NACKed by the downstream module.

Scheduled write operations have a higher priority than periodic pre-fetch operations. This means that if a schedule write is sent while a periodic pre-fetch is on-going, the periodic pre-fetch will be stopped at the next byte boundary and the scheduled write will be executed. The periodic pre-fetch will resume on the next period. Note that it will begin reading at the start of the pre-fetch range rather than where the scheduled write occurred.

Request access to the *FPC202 Programmer's Guide* (SNLU229) [here](#) for more details on how to configure scheduled write.

### 7.3.8 Protocol Timeouts

The FPC202 has a watchdog timer to ensure that the I2C buses do not become permanently stuck. For example, if the host is performing a remote access on a downstream module, the FPC202 will clock stretch the host-side I2C while the downstream I2C transaction occurs. If the downstream module clock stretches for a very long time or any other error occurs that prevents the transaction from finishing, the host-side I2C will not become stuck. The watchdog timer is what prevents this from happening by setting a maximum time for the downstream transaction to complete; and if it does not complete, the timer expires and the FPC202 will NACK the host to terminate the transaction. By default, the timer is set to 3 ms and is programmable in steps of 1 ms up to 127

ms. This timer may also be disabled, but this is not recommended as the I2C bus may become permanently stuck and a device reset will be necessary. Each port's I2C master also has a programmable watchdog timer which operates similarly to the host-side I2C watchdog timer.

When the host attempts a remote access transaction through I2C, after the I2C device ID has been ACKed, the FPC202 waits for the host to send a register offset address or a read/write command before downplaying it on the downstream port I2C. If the host becomes busy with something else and does not finish the I2C transaction, the FPC202 state machine will be stuck. There is a protocol timeout timer for each port to prevent this from happening. If the host does not finish the I2C transaction within this timer, the FPC202 will timeout and return to the idle state. This counter is 10 ms (typical) by default and is configurable in steps of 1 ms up to 255 ms.


Request access to the *FPC202 Programmer's Guide* (SNLU229) [here](#) for more details on how to configure protocol timeouts.

### 7.3.9 General-Purpose Inputs/Outputs

The FPC202 has multiple general purpose input/output pins which can be used to control auxiliary functions on the board through the same host-side control interface which is used to manage the ports. The GPIO pins can be configured as inputs or outputs through the FPC202 registers. One example use case for these GPIO pins is to control a power switch (for example, TPS2556 or TSP2557) to enable/disable power to the modules in order to manage power sequencing of the modules and prevent large inrush current at board power-up.

The GPIO pins and other OUT\_\* pins can be used with an external pull-up resistor to drive low-voltage I/Os on other devices. When used in this fashion, the GPIO/OUT\_\* pin would drive  $V_{OL}$  when set to logic '0', and when set to high-impedance (tri-state), the pull-up resistor would pull the signal up to the appropriate I/O voltage. When using the GPIO/OUT\_\* pins for this purpose, it is important to drive logic '0' and high-impedance only. Do not drive the pin to logic '1' as it would risk damaging the I/O of the connected device.

图 7-3 shows an example configuration for using the GPIOs/OUT\_\* pins to drive 1.2-V I/Os on another device.



Copyright © 2017, Texas Instruments Incorporated

图 7-3. Example Use Of External Pull-Ups to Drive Low-I/O-Voltage Devices

The GPIO pins have a driver impedance of  $10\ \Omega$  (typical). This is lower than the typical characteristic impedance of a transmission line and therefore may cause ringing due to the fast edge rate. The ringing duration is a function of the transmission line length and will typically be less than 100 ns. The magnitude of the overshoot is a function of the difference of driver impedance and impedance seen by the driver and may be as large as 5 V to GND for a transmission line with a characteristic impedance of  $60\ \Omega$ . If ringing is a concern, a series resistor may be placed near the GPIO pin. A good rule of thumb for sizing the resistor is the difference of the transmission line characteristic impedance minus the driver impedance. For example, in the case of a  $60\ \Omega$  transmission line impedance, a  $50\ \Omega$  series resistor may be used to minimize ringing. Cases such as these may be simulated using the provided FPC202 IBIS model.

### 7.3.10 Hot-Plug Support

The FPC202 has features which enable it to support hot-plug applications.

- Power-on reset (PoR). The FPC202 is automatically held in reset until  $T_{POR}$  milliseconds have elapsed after VDD1 power supply is stable. The host-side control interface (I2C or SPI) should not be used prior to the completion of the PoR. Likewise, the port-side I2C interfaces are not exercised prior to the completion of the PoR.
- Enable pin (EN). When this pin is low, the FPC202 is held in reset. The host should hold this pin low until the host-side control interface (I2C or SPI) is fully connected and stable. This pin has a weak pull-up such that it can be left floating for applications which do not require hot-plug or manual enable control.
- Host-side I2C false START / false STOP tolerance. The FPC202 is designed to ignore false START and STOP conditions on the host-side I2C control interface.
- Port-side glitch suppression. The FPC202 is designed to suppress glitches from the port-side module lasting less than 30  $\mu$ s (typical). This applies to all IN\_\* pins.

### 7.4 Device Functional Modes

The FPC202 has a single host-side control interface which can be configured as one of two available protocols, depending on the pin strap value of the PROTOCOL\_SEL pin:

- Inter-Integrated Circuit (I2C) up to 1 MHz Fast-mode Plus
- Serial Peripheral Interface (SPI) up to 10 MHz

Depending on which functional mode is selected (SPI or I2C), the CTRL[4:1] pins will assume the corresponding behavior.


表 7-5. Host-Side Control Interface Options

HOST-SIDE INTERFACE	PROTOCOL_SEL	CTRL4	CTRL3	CTRL2	CTRL1
I2C	Float or High	ADDR_DONE_N	SET_ADDR_N	SDA	SCL
SPI	GND	MISO	MOSI	SS_N	SCK

#### 7.4.1 I2C Host-Side Control Interface

If I2C is used as the host-side communication protocol, the maximum number of FPC202 devices which can share a single I2C bus is 14. This allows for controlling up to 28 downstream ports through a single I2C bus.

I2C is an addressed interface. To reduce pin count and simplify integration, the FPC202 has an auto-addressing scheme whereby all FPC202s in a system will take on a unique address without requiring dedicated address pins. This is accomplished by connecting one FPC202's CTRL4 (ADDR\_DONE\_N) pin to the subsequent FPC202's CTRL3 (SET\_ADDR\_N) pin. The first FPC202 will connect CTRL3 (SET\_ADDR\_N) to GND, and the final FPC202 will connect CTRL4 (ADDR\_DONE\_N) to GND, as shown in 图 7-4.



Copyright © 2017, Texas Instruments Incorporated

图 7-4. FPC202 Connection Diagram For Unique Addressing in I2C Mode

For I2C host-side control interface implementations, the host controller must first configure each FPC202 device to have a unique address. The CTRL3 (SET\_ADDR\_N) pin is internally pulled to high logic (regardless of the EN pin status) and the FPC202 device will not respond to any I2C transactions until this pin is pulled low. Once it is driven to low logic, the device will respond to the default I2C 8-bit address (0x1E). A single I2C write to the

FPC202 will reassign a new I2C address, and once this is done, the FPC202 will drive low logic with the CTRL4 pin (ADDR\_DONE\_N) which allows the next FPC202 in the daisy chain to be programmed using the default address. Until this address re-assignment happens, the CTRL4 (ADDR\_DONE\_N) pin is high-Z.

This scheme allows each FPC202 to take a unique I2C address without any contention on the bus. The addresses may be programmed in any order except for the default 8-bit address (0x1E) which must be assigned to the last device in the daisy chain, or else two FPC202s will respond to 0x1E and there will be bus contention. The state of the CTRL3 (SET\_ADDR\_N) pin does not matter after the address is reprogrammed (this pin is then used to transfer the LED clock for blinking synchronization). Once the new address is programmed, it becomes fixed and may no longer be changed by a new register write. Only power cycling the device or toggling the EN pin will restore the device to the default re-programmable address.

The I2C address space for FPC202 applications is designed such that each FPC202, each port being controlled, and each logical device address within each port is accessible to the host controller through a unique I2C address. For a system where one or more FPC202s are used to control multiple ports (up to two ports per FPC202), the address of each FPC202 and the address of each each downstream port is shown in 表 7-6.

All FPC202 devices respond to 8-bit I2C address 0x02. This allows the host controller to broadcast write to all FPC202 devices simultaneously.

表 7-6. I2C 8-Bit Address Map

FPC202 INSTANCE NUMBER	FPC202 SELF-ADDRESS	PORT 0		PORT 1	
		PRIMARY DEVICE Default = 0xA0 <sup>(1)</sup>	SECONDARY DEVICE Default = 0xA2 <sup>(1)</sup>	PRIMARY DEVICE Default = 0xA0 <sup>(1)</sup>	SECONDARY DEVICE Default = 0xA2 <sup>(1)</sup>
ALL	0x02	-	-	-	-
0	0x04	0x20	0x22	0x28	0x2A
1	0x06	0x30	0x32	0x38	0x3A
2	0x08	0x40	0x42	0x48	0x4A
3	0x0A	0x50	0x52	0x58	0x5A
4	0x0C	0x60	0x62	0x68	0x6A
5	0x0E	0x70	0x72	0x78	0x7A
6	0x10	0x80	0x82	0x88	0x8A
7	0x12	0x90	0x92	0x98	0x9A
8	0x14	0xA0	0xA2	0xA8	0xAA
9	0x16	0xB0	0xB2	0xB8	0xBA
10	0x18	0xC0	0xC2	0xC8	0xCA
11	0x1A	0xD0	0xD2	0xD8	0xDA
12	0x1C	0xE0	0xE2	0xE8	0xEA
13	0x1E	0xF0	0xF2	0xF8	0xFA

(1) Device addresses are programmable. By default, the device 0 address is 0xA0 and the device 1 address is 0xA2. Request access to the *FPC202 Programmer's Guide* (SNLU229) [here](#) for more details.

The timing specification for an I2C transaction is described in 图 7-5.




图 7-5. I2C Timing Diagram


### 7.4.2 SPI Host-Side Control Interface

If SPI is used as the host-side communication protocol, the maximum number of FPC202 devices which can share a single SPI bus is technically unlimited. The read and write latency from/to the downstream ports will increase as the length of the SPI chain increases.

SPI does not require each FPC202 to have an address. The FPC202 devices are connected in a daisy-chain fashion as shown in 图 7-6. The first FPC202 will connect CTRL3 (MOSI) to the host controller's MOSI signal. CTRL4 (MISO) on the first FPC202 will connect to the subsequent FPC202's CTRL3 (MOSI) signal and so on until the final FPC202's CTRL4 (MISO) signal connects back to the host controller's MISO signal. All FPC202's will connect CTRL1 (SCK) and CTRL2 (SS\_N) to the same SCK and SS\_N pin on the host controller. For LED blink synchronization across multiple FPC202 devices, the SPI\_LED\_SYNC pin should be connected across all FPC202 devices in SPI mode. This is not necessary in I2C mode.

Each FPC202 device in the SPI chain will capture and act upon the command in its shift register when SS\_N transitions from low (0) to high (1). The MOSI input is ignored and the MISO output is high impedance whenever SS\_N is de-asserted high.

The prior SPI command, address, and data are shifted out on MISO as the current SPI command, address, and data are shifted in on MOSI. In all SPI transactions, the MISO output signal is enabled asynchronously whenever SS\_N is asserted low.



Copyright © 2017, Texas Instruments Incorporated

图 7-6. FPC202 Connection Diagram For SPI Mode

The SPI address space for FPC202 applications is designed such that each port being controlled and each logical device address within each port is accessible to the host controller through a unique 12-bit address. For a system with up to N FPC202 devices on a single SPI chain, the full SPI address map is shown in 表 7-7.

表 7-7. SPI Address Map

FPC202 INSTANCE NUMBER	ADDRESS RANGE				FPC202 REGS
	PORT 0		PORT 1		
	PRIMARY DEVICE Default = 0xA0 <sup>(1)</sup>	SECONDARY DEVICE Default = 0xA0 <sup>(1)</sup>	PRIMARY DEVICE Default = 0xA0 <sup>(1)</sup>	SECONDARY DEVICE Default = 0xA0 <sup>(1)</sup>	
0	0x000 to 0x0FF	0x100 to 0x1FF	0x400 to 0x4FF	0x500 to 0x5FF	0x800 to 0x8FF
1					
2					
-					
N					

(1) Device addresses are programmable. By default, the device 0 address is 0xA0 and the device 1 address is 0xA2. Request access to the *FPC202 Programmer's Guide* (SNLU229) [here](#) for more details.

In SPI mode, the CTRL4 pin has a driver impedance of 60 Ω (typical). In order to minimize ringing due to the fast edge rate of the driver, it is recommended to match the transmission line characteristic impedance with the

driver impedance. A series resistor near the driver pin (CTRL4) may be used to facilitate this impedance matching. If ringing is a concern, the IBIS model provided may be used for simulations.

### 7.4.2.1 SPI Frame Structure

Each SPI transaction to a single FPC202 device is 29 bits long and is framed by the assertion of SS\_N (CTRL2) low. The MOSI (CTRL3) input is ignored and the MISO (CTRL4) output is high impedance whenever SS\_N is de-asserted high. The prior SPI command, address, and data are shifted out on MISO as the current SPI command, address, and data are shifted in on MOSI. In all SPI transactions, the MISO output signal is enabled asynchronously whenever SS\_N is asserted low.

表 7-8 shows the structure of a SPI frame. 图 7-7 shows an example implementation, including the internal SPI registers, for two FPC202 devices.

表 7-8. SPI Frame Structure

BIT	FIELD	DESCRIPTION
28	R/W	0: Write command 1: Read command This is the first bit shifted in on the MOSI input.
27:16	ADDR[11:0]	12-bit address field. See 表 7-7.
15	DATA[15]	Busy flag. For read operations, a '1' means the downstream port is busy. For write operations, DATA[15] is a don't care.
14	DATA[14]	Don't care.
13	DATA[13]	NACK received flag. A '1' means the FPC202 has received a NACK from the downstream port.
12	DATA[12]	Reject flag. A '1' means the FPC202 has rejected the previous command because it is busy servicing a prior command.
11:8	DATA[11:8]	Don't care.
7:0	DATA[7:0]	8-bit data field. DATA[0] is the last bit shifted in on the MOSI input.






图 7-7. Example SPI Implementation For Two FPC202 Devices



Copyright © 2017, Texas Instruments Incorporated

**图 7-8. Generic SPI Transaction**

The timing specification for an SPI transaction is described in 图 7-9.



Copyright © 2017, Texas Instruments Incorporated


**图 7-9. SPI Timing Diagram**

**7.4.2.2 SPI Read Operation**

Reading data from an FPC202 device requires two complete SPI transactions as shown in 图 7-10. In between these two transactions, the FPC202 fetches the requested information from either the local FPC202 registers or from the downstream port, depending on the address specified in the read transaction. Note that for downstream (also known as remote) register reads, the required time delay between the two transactions is longer:

- Local FPC202 register reads: t<sub>OFF-SSN</sub> ≥ 1 μs
- Downstream (remote) register reads: t<sub>OFF-SSN</sub> ≥ 170 μs assuming 400 kHz I2C; 620 μs assuming 100 kHz I2C


Also note that the second SPI transaction does not have to be a valid read or write operation and can instead be a dummy frame composed of all ones. This dummy frame is considered an invalid address by the FPC202 so it does not take any actions, but the read data from the prior frame still is shifted out and is valid. The use of a dummy frame is recommended when reading a single local FPC202 register because if a register is read twice using the same SPI frame, any self-clearing bits will be cleared in the second frame and the received data may be incorrect.



**图 7-10. SPI Read Consisting of Two Separate SPI Transactions**

For downstream (remote) register reads, where the FPC202 must translate a SPI read into an I2C read transaction with the downstream port, the most significant bit of the data returned on MISO indicates whether the downstream port is busy or not. If the second SPI read transaction is executed prematurely during a downstream (remote) read, the returned data will indicate BUSY = 1. When reading from a downstream port at an address that is not pre-fetched into local FPC202 memory, the time in between the first SPI transaction on a port, where the read is initiated, and the second SPI transaction on the same port, where the data is returned, must be at least 170 μs for a downstream I2C rate of 400 kHz and 620 μs for a downstream I2C rate of 100 kHz. [图 7-11](#) shows what happens when this prescribed delay is not followed.

If a back-to-back read transaction is issued to the same downstream port before the FPC202 has completed the first read transaction, then the subsequent transaction will contain status from the second read transaction with REJECT=1, which means that the second transaction was rejected due to the downstream I2C master being busy executing the first read transaction. [图 7-11](#) shows what happens when back-to-back reads are issued to the same downstream port without allowing enough time to complete the first read.



**图 7-11. Back-to-Back SPI Reads From Same Port**

**7.4.2.3 SPI Write Operation**

Writing data to an FPC202 device or the downstream ports under its management requires one SPI transactions. Multiple write transactions to downstream ports can proceed with minimal delay provided that different ports are being written to. If attempting to write data to the same downstream port, then the

corresponding downstream access delay,  $t_{OFF-SSN}$ , is required. 图 7-12 shows an example of writing to both downstream ports in succession.




图 7-12. SPI Writes To Both Downstream Ports In Succession

## 7.5 Programming

Programming the FPC202 is accomplished through a single SPI or I2C interface, depending on the `PROTOCOL_SEL` pin state. To simplify configuration, a C function library is provided which can be integrated into the system software or used as a reference. The existence of basic SPI or I2C read and write functions is assumed within the provided C function library. The exact implementation of SPI or I2C read and write functions is beyond the scope of the C function library. Request access to the *FPC202 Programmer's Guide* (SNLU229) [here](#) for the register map and more details.

## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。


### 8.1 Application Information

The FPC202 is general-purpose and can be used to control a variety of interfaces including, but not limited to, SFP, QSFP, Mini-SAS HD, and others. The following sections describe typical applications and their associated design considerations.

### 8.2 Typical Application

The FPC202 is typically used in the following application scenarios:

1. SFP/QSFP/QSFP-DD/OSFP port management
2. Mini-SAS HD port management




Copyright © 2017, Texas Instruments Incorporated

图 8-1. Typical Uses For the FPC202 in a System


#### 8.2.1 SFP/QSFP Port Management

The FPC202 can be used to manage the low-speed signals, I2C, and LEDs for multiple SFP and/or QSFP ports, up to two per FPC202 device. The FPC202 package is optimized to allow placement underneath an SFP or QSFP port on the opposite side of the board. This allows hardware designers to terminate all SFP/QSFP low-speed signals close to the port and route a single I2C or SPI interface back to the system controller (ASIC or FPGA). 图 8-2 shows an example of this application where two FPC202 devices are used to control two QSFP ports and two SFP ports, in addition to controlling LEDs and two TPS2556 power distribution switches. 图 8-3 shows an example schematic for the first two ports of this application.



Copyright © 2017, Texas Instruments Incorporated

**图 8-2. SFP/QSFP Application Block Diagram**



Copyright © 2017, Texas Instruments Incorporated

图 8-3. SFP/QSFP Application Schematic

### 8.2.1.1 Design Requirements

For this design example, the following guidelines outlined in 表 8-1 apply.

表 8-1. SFP/QSFP Application Design Guidelines


DESIGN PARAMETER	REQUIREMENT
FPC202 physical placement	The FPC202 package is small enough to fit underneath an SFP or QSFP cage, on the opposite side of the board. For SFP applications, such a placement leaves 4.6 mm of air gap between the FPC202 package edge and the SFP pressfit pins (assuming 14.25 mm pin-to-pin spacing for a stacked SFP cage). For QSFP applications, such a placement leaves 7.2 mm of air gap between the FPC202 package edge and the QSFP pressfit pins (assuming 19.5 mm pin-to-pin spacing for a stacked QSFP cage).
LED implementation	The FPC202 is designed to drive active-low LEDs which have their anode connected to the port-side 3.3-V supply. Refer to <a href="#">§ 7.3.2</a> .
Port-side I2C SDA and SCL pull-ups	As per the SFF-8431 and SFF-8436 specification, the port-side (downstream) SCL and SDA nets should be pulled up to 3.3 V using resistors in the 4.7-k $\Omega$ to 10-k $\Omega$ range.
QSFP ModSelL	QSFP provides a mechanism to enable or disable the port's I2C interface. Since the FPC202 has a separate I2C master to communicate with each port, the ModSelL input for every QSFP can be connected to GND, thereby permanently enabling each QSFP port's I2C bus.
SFP/QSFP port power supply de-coupling	Follow the SFF-8431 and SFF-8436 recommendations for power supply de-coupling.

### 8.2.1.2 Detailed Design Procedure

The design procedure for SFP/QSFP applications is as follows:

- Determine the total number of ports in the system,  $N_{ports}$ , which require management through an FPC202 device. The minimum number of FPC202 devices required to support  $N_{ports}$  is  $\text{ceiling}\{N_{ports} \div 2\}$ .
- Determine which host-side control interface will be used to manage all FPC202 devices and all ports: I2C or SPI.
- For I2C applications:
  - Up to 14 FPC202 devices can share a single host-side I2C control bus. If more than 14 FPC202 devices are used, then more than one I2C control bus will be required.
  - Care should be taken to make sure the I2C clock (SCL) and data (SDA) lines do not exceed the maximum bus capacitance defined in [§ 6.5](#). The bus capacitance will consist of the pin capacitance from each device connected plus the trace capacitance.
  - Make sure appropriate pull-up resistors are selected for the I2C clock (SCL) and data (SDA) lines.
- For SPI applications:
  - When using SPI for host-side communications, technically there is no limit to the number of FPC202 devices which can exist on the SPI chain. However, the user should be aware that for SPI communication, skew is introduced between the SCK and MISO lines due to the propagation delay of the data through all of the devices and trace and then back to the host. It is up to the user to ensure that host's SPI timings are met after any skew due to propagation delay.
  - Care should be taken to make sure the SPI clock (SCK) and data (MOSI and MISO) lines do not exceed the maximum bus capacitance defined in [§ 6.5](#). The bus capacitance will consist of the pin capacitance from each device connected plus the trace capacitance.
- Route the low-speed inputs (P[1:0]\_S\*\_IN\_\*), outputs (P[1:0]\_S\*\_OUT\_\*), and I2C signals (P[1:0]\_MOD\_SCL / P[1:0]\_MOD\_SDA) from the FPC202 to the corresponding port or device, keeping all the signals for a given port grouped together. For example, if FPC202 port 1 is being used to control QSFP port 7, then all of QSFP port 7's low-speed signals, LED signals, and I2C signals should connect to FPC202 pins P1\_S\*\_IN\_\*, P1\_S\*\_OUT\_\*, and P1\_MOD\_SCL/P1\_MOD\_SDA.
- Utilize the spare S\*\_IN\_\*, S\*\_OUT\_\*, and GPIO[3:0] signals to control miscellaneous functions on the board, like enabling and disabling a power switch.
- For applications requiring hot-plug between the FPC202 and the host controller, control the FPC202 enable signal (EN, pin 22) such that EN is de-asserted low until VDD2 and the host-side control interface (I2C or SPI) is fully connected and stable.

### 8.2.1.3 Application Curves



## 8.3 Power Supply Recommendations

Follow these general guidelines when designing the power supply:

1. The port-side supply, VDD1, should be 3.3-V (typical) and should meet the recommended operating conditions outlined in [§ 6.3](#) in terms of DC voltage, AC noise, and start-up ramp time. If using the FPC202 to control a power switch to enable/disable power to the front-port connectors, the FPC202 should be connected to 3.3-V power on the input side of the switch.
2. The host-side supply, VDD2, should be 1.8-V to 3.3-V (typical) and should meet the recommended operating conditions outlined in [§ 6.3](#) in terms of DC voltage, AC noise, and start-up ramp time.
3. The maximum current draw for the FPC202 is provided in [§ 6.5](#). This figure can be used to calculate the maximum current the supply must provide.
4. The FPC202 does not require any special power supply filtering (that is, ferrite bead), provided the recommended operating conditions are met. Only standard de-coupling is required. Refer to [§ 5](#) for details concerning the recommended supply decoupling for each pin.

### 8.3.1 Power Supply Sequencing

There are no sequencing requirements for the VDD1 and VDD2 power supplies. Note, however, that the FPC202 will not respond to host-side communications (SPI or I2C) until both of the following conditions are met:

1. The internal power-on reset (PoR) is complete. Power-on reset lasts for  $T_{POR}$  milliseconds after the VDD1 supply reaches a stable voltage (refer to [§ 6.6](#)).
2. The VDD2 (host-side) supply reaches a stable voltage.

## 8.4 Layout


### 8.4.1 Layout Guidelines

The following guidelines should be followed when designing the layout:

1. Decoupling capacitors should be placed as close to the VDD1/VDD2 pins as possible.
2. The die attach pad (DAP) should have a low-impedance connection to the nearest GND plane. This is typically accomplished with vias connecting the surface GND plane to inner-layer GND planes. One recommended option is to place 14 vias spaced  $\geq 1$  mm apart in a seven by two grid as shown in [图 8-8](#).
3. When placing the FPC202 underneath an SFP or QSFP cage, on the opposite side of the PCB, as shown in [图 8-8](#), take note of the SFP/QSFP keep-out areas as well as any keep-out area required for the pressfit assembly tooling.
4. Pin 32 (CAPL) should have a low-impedance, low-inductance path to a 2.2- $\mu$ F decoupling capacitor to GND. If space constraints force this capacitor to be placed away from the pin, then a wider metal trace (that is, 20 mil) to the capacitor, utilizing an inner layer if necessary, is recommended.
5. A GND pin is provided (pin 27) to make it easy to probe GND near the FPC202, especially in applications where the opposite side of the PCB is covered by an SFP or QSFP cage and therefore inaccessible. To maximize the benefit of this probe point, connect this pin to the local GND plane (that is, to the DAP and associated GND vias) through a low-impedance trace. In addition, it may be helpful to route a short trace to a probe point for easy access.

### 8.4.2 Layout Example

The following layout example shows how the FPC202 can be placed underneath a stacked SFP cage, on the opposite side of the PCB. In this example, the FPC202 is being used to control two SFP ports. For reference, a QSFP footprint, which is wider than the SFP footprint, is shown next to the stacked SFP cage. The FPC202 will also fit beneath a stacked QSFP, QSFP-DD, or OSFP cage. In this example, the FPC202 is using two of its GPIO pins to control a TPS2556 power distribution switch which is placed beneath the QSFP cage. Note that there are multiple ways to route the low-speed control signals and I2C signal between the cages and the FPC202. This example uses two inner layers to accomplish this routing.



Copyright © 2017, Texas Instruments Incorporated

图 8-8. Layout Example

## 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [FPC202 Programmer's Guide](#)
- Texas Instruments, [FPC401 Evaluation Module \(EVM\) User's Guide](#)

Click [here](#) to request access to these documents in the FPC202 MySecure folder.

#### 9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

#### 9.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision A (March 2022) to Revision B (January 2024)	Page
• 首次公开发布的数据表.....	1

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">FPC202RHUR</a>	Active	Production	WQFN (RHU)   56	2000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	FPC2
FPC202RHUR.A	Active	Production	WQFN (RHU)   56	2000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	FPC2
<a href="#">FPC202RHUT</a>	Active	Production	WQFN (RHU)   56	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	FPC2
FPC202RHUT.A	Active	Production	WQFN (RHU)   56	250   SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	FPC2

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
FPC202RHUR	WQFN	RHU	56	2000	330.0	24.4	5.3	11.3	1.0	8.0	24.0	Q1
FPC202RHUT	WQFN	RHU	56	250	178.0	24.4	5.3	11.3	1.0	8.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
FPC202RHUR	WQFN	RHU	56	2000	356.0	356.0	45.0
FPC202RHUT	WQFN	RHU	56	250	213.0	191.0	55.0




# EXAMPLE BOARD LAYOUT

RHU0056A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月