



DS90CR286AT-Q1 3.3V 上升沿数据选通信号 LVDS 接收器 28 位 Channel Link 66MHz

1 特性

- 20MHz 至 66MHz 移位时钟支持
- 接收器输出时钟的占空比为 50%
- 接收端输出拥有出色的建立和保持时间
- 66MHz（最差情况下）时的接收功耗 < 270mW（典型值）
- 接收端省电模式 < 200μW（最大值）
- 静电放电 (ESD) 额定值：4kV (HBM)，1kV (CDM)
- 锁相环 (PLL) 无需外部组件
- 与 TIA/EIA-644 LVDS 标准兼容
- 薄型 56 引脚 DGG (TSSOP) 封装
- 工作温度范围：-40°C 至 +105°C
- 符合汽车类 AEC-Q100 2 级标准

2 应用

- 视频显示
- 车用信息娱乐
- 工业用打印机和成像
- 数字视频传输
- 机器视觉
- OpenLDI 至 RGB 桥接器

3 说明

DS90CR286AT-Q1 接收器可将四条 LVDS（低压差分信号）数据流转换回 28 位并行 LVCMOS 数据。接收器数据在输出时钟的上升沿输出选通信号。

接收器 LVDS 时钟的工作速率为 20MHz 至 66MHz。DS90CR286AT-Q1 会锁相至输入 LVDS 时钟、对 LVDS 数据线路上的串行位流进行采样、然后将其转换为 28 位并行输出数据。在 66MHz 的传入时钟速率下，每条 LVDS 输入线路均以 462Mbps 的位速率运行，最大吞吐量达 1.848Gbps。

DS90CR286AT-Q1 器件的接收器输出拥有更长的数据有效时间，相比上一代接收器有显著提升。

DS90CR286AT-Q1 针对 PCB 电路板芯片间 OpenLDI 至 RGB 桥接转化而设计。对于这款器件，不建议通过电缆互连的方式传输 LVDS 数据。


用户使用兼容的 OpenLDI 发送器和 DS90CR286AT-Q1 接收器设计子系统时，需要确保偏差裕度预算 (RSKM) 在可接受的范围内。有关 RSKM 的详细信息，可参见“应用信息”部分。

器件信息⁽¹⁾

器件型号	封装	封装尺寸（标称值）
DS90CR286AT-Q1	TSSOP (56)	14.00mm x 6.10mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

典型应用方框图



目录

1	特性	1	7.3	Feature Description	12
2	应用	1	7.4	Device Functional Modes	13
3	说明	1	8	Application and Implementation	14
4	修订历史记录	2	8.1	Application Information	14
5	Pin Configuration and Functions	3	8.2	Typical Application	14
6	Specifications	4	9	Power Supply Recommendations	19
6.1	Absolute Maximum Ratings	4	10	Layout	19
6.2	ESD Ratings	4	10.1	Layout Guidelines	19
6.3	Recommended Operating Conditions	4	10.2	Layout Example	19
6.4	Thermal Information	4	11	器件和文档支持	21
6.5	Electrical Characteristics	5	11.1	文档支持	21
6.6	Switching Characteristics	6	11.2	社区资源	21
6.7	Typical Characteristics	10	11.3	商标	21
7	Detailed Description	12	11.4	静电放电警告	21
7.1	Overview	12	11.5	Glossary	21
7.2	Functional Block Diagram	12	12	机械、封装和可订购信息	21


4 修订历史记录

Changes from Original (November 2015) to Revision A

Page

• 已更改 产品预览至完整的数据表量产数据版本	1
-------------------------	---

5 Pin Configuration and Functions



Pin Functions

PIN		I/O , TYPE	PIN DESCRIPTION
NAME	NO.		
RxIN0+, RxIN0-, RxIN1+, RxIN1-, RxIN2+, RxIN2-, RxIN3+, RxIN3-	10, 9, 12, 11, 16, 15, 20, 19	I, LVDS	Positive and negative LVDS differential data inputs. 100 Ω termination resistors should be placed between RxIN+ and RxIN- receiver inputs as close as possible to the receiver pins for proper signaling.
RxCLKIN+, RxCLKIN-	18, 17	I, LVDS	Positive and negative LVDS differential clock input. 100 Ω termination resistor should be placed between RxCLKIN+ and RxCLKIN- receiver inputs as close as possible to the receiver pins for proper signaling.
RxOUT[27:0]	7, 6, 5, 3, 2, 1, 55, 54, 53, 51, 50, 49, 47, 46, 45, 43, 42, 41, 39, 38, 37, 35, 34, 33, 32, 30, 29, 27	O, LVCMOS	LVCMOS level data outputs.
RxCLK OUT	26	O, LVCMOS	LVCMOS level clock output. The rising edge acts as the data strobe.
PWR DWN	25	I, LVCMOS	LVCMOS level input. When asserted low, the receiver outputs are low.
V _{CC}	56, 48, 40, 31	Power	Power supply pins for LVCMOS outputs.
GND	52, 44, 36, 28, 4	Power	Ground pins for LVCMOS outputs.
PLL V _{CC}	23	Power	Power supply for PLL.
PLL GND	24, 22	Power	Ground pin for PLL.
LVDS V _{CC}	13	Power	Power supply pin for LVDS inputs.
LVDS GND	21, 14, 8	Power	Ground pins for LVDS inputs.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

	MIN	MAX	UNIT
Supply Voltage (V_{CC})	-0.3	4	V
LVCMOS Output Voltage	-0.3	($V_{CC} + 0.3$)	V
LVDS Receiver Input Voltage	-0.3	($V_{CC} + 0.3$)	V
Operating Junction Temperature		150	°C
Lead Temperature (Soldering, 4 sec)		260	°C
Storage temperature, T_{stg}	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
	Charged-device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply Voltage (V_{CC})	3.0	3.3	3.6	V
Operating Free Air Temperature (T_A)	-40	25	105	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V_{Noise})			100	mVp-p

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DS90CR286AT-Q1	UNIT
		DGG (TSSOP)	
		56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	20.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	33.3	
Ψ_{JT}	Junction-to-top characterization parameter	1.0	
Ψ_{JB}	Junction-to-board characterization parameter	33.0	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
LVCMOS DC SPECIFICATIONS (For PWR DWN Pin)							
V _{IH}	High Level Input Voltage			2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage			GND		0.8	V
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA			-0.79	-1.5	V
I _{IN}	Input Current	V _{IN} = 0.4 V, 2.5 V or V _{CC}			+1.8	+10	μA
		V _{IN} = GND		-10	0		μA
LVCMOS DC SPECIFICATIONS							
V _{OH}	High Level Output Voltage	I _{OH} = -0.4 mA		2.7	3.3		V
V _{OL}	Low Level Output Voltage	I _{OL} = 2 mA			0.06	0.3	V
I _{OS}	Output Short Circuit Current	V _{OUT} = 0 V			-60	-120	mA
LVDS RECEIVER DC SPECIFICATIONS							
V _{TH}	Differential Input High Threshold	V _{CM} = 1.2 V				+100	mV
V _{TL}	Differential Input Low Threshold	V _{CM} = 1.2 V		-100			mV
I _{IN}	Input Current	V _{IN} = 2.4 V, V _{CC} = 3.6 V				±10	μA
		V _{IN} = 0V , V _{CC} = 3.6 V				±10	μA
ICCRW	Receiver Supply Current Worst Case	C _L = 8 pF, Worst Case Pattern, DS90CR286AT-Q1 (Figure 1 Figure 2), T _A =-40°C to 105°C	f = 33 MHz	49	65		mA
			f = 40 MHz	53	70		mA
			f = 66 MHz	81	105		mA
ICCRZ	Receiver Supply Current Power Down	PWR DWN = Low; Receiver Outputs Stay Low during Power Down Mode			10	55	μA

(1) Typical values are given for $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^\circ\text{C}$.

(2) Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLHT	LVC MOS Low-to-High Transition Time (Figure 2)			2	5	ns
CHLT	LVC MOS High-to-Low Transition Time (Figure 2)			1.8	5	ns
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 8)	f = 40 MHz, T = 25°C	1.01	1.4	2.45	ns
RSPos1	Receiver Input Strobe Position for Bit 1		4.52	5.0	5.99	ns
RSPos2	Receiver Input Strobe Position for Bit 2		8.08	8.5	9.35	ns
RSPos3	Receiver Input Strobe Position for Bit 3		11.59	11.9	12.89	ns
RSPos4	Receiver Input Strobe Position for Bit 4		15.15	15.6	16.53	ns
RSPos5	Receiver Input Strobe Position for Bit 5		18.86	19.2	20.20	ns
RSPos6	Receiver Input Strobe Position for Bit 6		22.34	22.9	23.91	ns
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 8)	f = 66 MHz, T = -40°C	0.58	1.1	1.55	ns
RSPos1	Receiver Input Strobe Position for Bit 1		2.77	3.3	3.80	ns
RSPos2	Receiver Input Strobe Position for Bit 2		5.01	5.4	5.77	ns
RSPos3	Receiver Input Strobe Position for Bit 3		7.11	7.5	7.88	ns
RSPos4	Receiver Input Strobe Position for Bit 4		9.24	9.7	10.12	ns
RSPos5	Receiver Input Strobe Position for Bit 5		11.44	11.9	12.32	ns
RSPos6	Receiver Input Strobe Position for Bit 6		13.62	14.1	14.50	ns
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 8)	f = 66 MHz, T = 25°C	0.68	1.2	1.64	ns
RSPos1	Receiver Input Strobe Position for Bit 1		2.88	3.4	3.88	ns
RSPos2	Receiver Input Strobe Position for Bit 2		5.08	5.5	5.87	ns
RSPos3	Receiver Input Strobe Position for Bit 3		7.20	7.6	7.98	ns
RSPos4	Receiver Input Strobe Position for Bit 4		9.30	9.7	10.24	ns
RSPos5	Receiver Input Strobe Position for Bit 5		11.50	12.0	12.40	ns
RSPos6	Receiver Input Strobe Position for Bit 6		13.70	14.2	14.57	ns
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 8)	f = 66 MHz, T = 105°C	0.84	1.3	1.74	ns
RSPos1	Receiver Input Strobe Position for Bit 1		3.00	3.6	4.05	ns
RSPos2	Receiver Input Strobe Position for Bit 2		5.14	5.6	6.02	ns
RSPos3	Receiver Input Strobe Position for Bit 3		7.30	7.8	8.14	ns
RSPos4	Receiver Input Strobe Position for Bit 4		9.42	9.9	10.40	ns
RSPos5	Receiver Input Strobe Position for Bit 5		11.59	12.1	12.57	ns
RSPos6	Receiver Input Strobe Position for Bit 6		13.83	14.3	14.73	ns
RCOP	RxCLK OUT Period (Figure 3)		15		50	ns
RCOH	RxCLK OUT High Time (Figure 3)	f = 40 MHz	10.0	12.2		ns
RCOL	RxCLK OUT Low Time (Figure 3)		10.0	11.0		ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 3)		6.5	11.6		ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 3)		6.0	11.6		ns
RCOH	RxCLK OUT High Time (Figure 3)	f = 66 MHz	5.0	7.6		ns
RCOL	RxCLK OUT Low Time (Figure 3)		5.0	6.3		ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 3)		4.5	7.3		ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 3)		4.0	6.3		ns

Switching Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RCCD	RxCLK IN to RxCLK OUT Delay at 25°C, $V_{CC} = 3.3V^{(1)}$ (Figure 4)	3.5	5.0	7.5	ns
RPLLS	Receiver Phase Lock Loop Set (Figure 5)			10	ms
RPDD	Receiver Power Down Delay (Figure 7)			1	μs

- (1) Total latency for the channel link chipset is a function of clock period and gate delays through the transmitter (TCCD) and receiver (RCCD). The total latency for the DS90CR285 transmitter and DS90CR286AT-Q1 receiver is: $(T + TCCD) + (2 \cdot T + RCCD)$, where T = Clock period. If another transmitter is used, the alternative transmitter's TCCD must be used to calculate total latency.




Figure 1. "Worst Case" Test Pattern



Figure 2. LVCMOS Output Load and Transition Times







Figure 3. Setup/Hold and High/Low Times


Figure 4. Clock In to Clock Out Delay

Figure 5. Phase Lock Loop Set Time

Figure 6. Mapping of 28 LVCMOS Parallel Data to 4D + C LVDS Serialized Data




Figure 7. Power Down Delay




Figure 8. LVDS Input Strobe Position

6.7 Typical Characteristics




Figure 9. Rx Strobe Position 0 versus Temperature
Operating Frequency: 66 MHz




Figure 10. Rx Strobe Position 1 versus Temperature
Operating Frequency: 66 MHz




Figure 11. Rx Strobe Position 2 versus Temperature
Operating Frequency: 66 MHz




Figure 12. Rx Strobe Position 3 versus Temperature
Operating Frequency: 66 MHz




Figure 13. Rx Strobe Position 4 versus Temperature
Operating Frequency: 66 MHz




Figure 14. Rx Strobe Position 5 versus Temperature
Operating Frequency: 66 MHz

Typical Characteristics (continued)




Figure 15. Rx Strobe Position 6 versus Temperature
Operating Frequency: 66 MHz




Figure 16. Parallel PRBS-7 on LVC MOS Outputs at 66 MHz




Figure 17. Typical RxOUT Timing Diagram at 66 MHz




Figure 18. Typical RxOUT Setup Time at 66 MHz
(RSRC = 7.1 ns)




Figure 19. Typical RxOUT Hold Time at 66 MHz
(RHRC = 7.0 ns)

7 Detailed Description

7.1 Overview

The DS90CR286AT-Q1 is an AEC-Q100 Grade 2 receiver that converts four LVDS (Low Voltage Differential Signaling) data streams back into parallel 28 bits of LVC MOS data (24 bits of RGB and 4 bits of HSYNC, VSYNC, DE, and CNTL). An internal PLL locks to the incoming LVDS clock ranging from 20 to 66 MHz. The locked PLL then ensures a stable clock to sample the output LVC MOS data on the Receiver Clock Out rising edge. The DS90CR286AT-Q1 features a PWR DWN pin to put the device into low power mode when there is no active input data.

7.2 Functional Block Diagram




Figure 20. DS90CR286AT-Q1 Block Diagram

7.3 Feature Description

The DS90CR286AT-Q1 consists of several key blocks:

- LVDS Receivers
- Phase Locked Loop (PLL)
- Serial LVDS-to-Parallel LVC MOS Converter
- LVC MOS Drivers

7.3.1 LVDS Receivers

There are five differential LVDS inputs to the DS90CR286AT-Q1. Four of the LVDS inputs contain serialized data originating from a 28-bit source transmitter. The remaining LVDS input contains the LVDS clock associated with the data pairs.

Feature Description (continued)

7.3.1.1 Input Termination

The DS90CR286AT-Q1 requires a single 100 Ω terminating resistor across the positive and negative lines on each differential pair of the receiver input. To prevent reflections due to stubs, this resistor should be placed as close to the device input pins as possible. Figure 21 shows an example.




Figure 21. LVDS Serialized Link Termination

7.3.2 Phase Locked Loop (PLL)

The Channel Link I devices use an internal PLL to recover the clock transmitted across the LVDS interface. The recovered clock is then used as a reference to determine the sampling position of the seven serial bits received per clock cycle. The width of each bit in the serialized LVDS data stream is one-seventh the clock period. Differential skew (Δt within one differential pair), interconnect skew (Δt of one differential pair to another), and clock jitter will all reduce the available window for sampling the LVDS serial data streams. Individual bypassing of each V_{CC} to ground will minimize the noise passed on to the PLL, thus creating a low jitter LVDS clock to improve the overall jitter budget.

7.3.3 Serial LVDS-to-Parallel LVCMOS Converter

After the PLL locks to the incoming LVDS clock, the receiver deserializes each LVDS differential data pair into seven parallel LVCMOS data outputs per clock cycle. For the DS90CR286AT-Q1, the LVDS data inputs map to LVCMOS outputs according to Figure 6.

7.3.4 LVCMOS Drivers

The LVCMOS outputs from the DS90CR286AT-Q1 are the deserialized single-ended data from the serialized LVDS data pairs. Each LVCMOS output is clocked by the PLL and should be strobed on the RxCLKOUT rising edge by the endpoint device. All unused DS90CR286AT-Q1 RxOUT outputs can be left floating.

7.4 Device Functional Modes

7.4.1 Power Down Mode

The DS90CR286AT-Q1 receiver may be placed into a power down mode at any time by asserting the $\overline{\text{PWR DWN}}$ pin (active low). The DS90CR286AT-Q1 is also designed to protect from accidental loss of power to either the transmitter or receiver. If power to the transmitter is lost, the receiver clocks (input and output) stop. The data outputs (RxOUT) retain the states they were in when the clocks stopped. When the receiver loses power, the receiver inputs are shorted to V_{CC} through an internal diode. Current is limited to 5 mA per input, thus avoiding the potential for latch-up when powering the device.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DS90CR286AT-Q1 is designed for a wide variety of data transmission applications. The use of serialized LVDS data lines in these applications allows for efficient signal transmission over a narrow bus width, thereby reducing cost, power, and space. The DS90CR286AT-Q1 is designed for PCB board chip-to-chip OpenLDI-to-RGB (LVDS-to-parallel) bridge conversion. LVDS data transmission over cable interconnect is not recommended for this device. Users designing a sub-system with a compatible OpenLDI transmitter and DS90CR286AT-Q1 receiver must ensure an acceptable skew margin budget (RSKM).

8.2 Typical Application




Figure 22. Typical DS90CR286AT-Q1 Application Block Diagram

8.2.1 Design Requirements

For this design example, ensure that the following requirements are observed.

Table 1. DS90CR286AT-Q1 Design Parameters

DESIGN PARAMETER	DESIGN REQUIREMENTS
Operating Frequency	LVDS clock must be within 20-66 MHz.
Bit Resolution	No higher than 24 bpp. The maximum supported resolution is 8-bit RGB.
Bit Data Mapping	Determine the appropriate mapping required by the panel display following the DS90CR286AT-Q1 outputs.
RSKM (Receiver Skew Margin)	Ensure that there is acceptable margin between Tx pulse position and Rx strobe position.
Input Termination for RxIN±	100 Ω $\pm$ 10% resistor across each LVDS differential pair. Place as close as possible to IC input pins.
RxIN± Board Trace Impedance	Design differential trace impedance with 100 Ω $\pm$ 5%.
LVC MOS Outputs	If unused, leave pins floating. Series resistance on each LVC MOS output optional to reduce reflections from long board traces. If used, 33 Ω series resistance is typical.
DC Power Supply Coupling Capacitors	Use a 0.1 μ F capacitor to minimize power supply noise. Place as close as possible to Vcc pins.

8.2.2 Detailed Design Procedure

To begin the design process with the DS90CR286AT-Q1, determine the following:

- Operating Frequency
- Bit Resolution of the Panel
- Bit Mapping from Receiver to Endpoint Panel Display
- RSKM Interoperability with Transmitter Pulse Position Margin

8.2.2.1 Bit Resolution and Operating Frequency Compatibility

The bit resolution of the endpoint panel display reveals whether there are enough bits available in the DS90CR286AT-Q1 to output the required data per pixel. The DS90CR286AT-Q1 has 28 parallel LVCMOS outputs and can therefore provide a bit resolution up to 24 bpp (bits per pixel). In each clock cycle, the remaining bits are the three control signals (HSync, VSync, DE) and one spare bit.

The number of pixels per frame and the refresh rate of the endpoint panel display indicate the required operating frequency of the receiver clock. To determine the required clock frequency, refer to the following formula:

$$f_{\text{Clk}} = [H_{\text{Active}} + H_{\text{Blank}}] \times [V_{\text{Active}} + V_{\text{Blank}}] \times f_{\text{Vertical}}$$

where

- H_{Active} = Active Display Horizontal Lines
 - H_{Blank} = Blanking Period Horizontal Lines
 - V_{Active} = Active Display Vertical Lines
 - V_{Blank} = Blanking Period Vertical Lines
 - f_{Vertical} = Refresh Rate (in Hz)
 - f_{Clk} = Operating Frequency of LVDS clock
- (1)

In each frame, there is a blanking period associated with horizontal rows and vertical columns that are not actively displayed on the panel. These blanking period pixels must be included to determine the required clock frequency. Consider the following example to determine the required LVDS clock frequency:

- $H_{\text{Active}} = 640$
- $H_{\text{Blank}} = 40$
- $V_{\text{Active}} = 480$
- $V_{\text{Blank}} = 41$
- $f_{\text{Vertical}} = 59.95 \text{ Hz}$

Thus, the required operating frequency is determined below:

$$[640 + 40] \times [480 + 41] \times 59.95 = 21239086 \text{ Hz} \approx 21.24 \text{ MHz}$$
(2)

Since the operating frequency for the PLL in the DS90CR286AT-Q1 ranges from 20-66 MHz, the DS90CR286AT-Q1 can support a panel display with the aforementioned requirements.

If the specific blanking interval is unknown, the number of pixels in the blanking interval can be approximated to 20% of the active pixels. The following formula can be used as a conservative approximation for the operating LVDS clock frequency:

$$f_{\text{Clk}} \approx H_{\text{Active}} \times V_{\text{Active}} \times f_{\text{Vertical}} \times 1.2$$
(3)

Using this approximation, the operating frequency for the example in this section is estimated below:

$$640 \times 480 \times 59.95 \times 1.2 = 22099968 \text{ Hz} \approx 22.10 \text{ MHz}$$
(4)

8.2.2.2 Data Mapping between Receiver and Endpoint Panel Display

Ensure that the LVCMOS outputs are mapped to align with the endpoint display RGB mapping requirements following the deserializer. Two popular mapping topologies for 8-bit RGB data are shown below:

1. LSBs are mapped to $RxIN3\pm$.
2. MSBs are mapped to $RxIN3\pm$.

The following tables depict how these two popular topologies can be mapped to the DS90CR286AT-Q1 outputs.

Table 2. 8-Bit Color Mapping with LSBs on RxIN3±

LVDS INPUT CHANNEL	LVDS BIT STREAM POSITION	LVC MOS OUTPUT CHANNEL	COLOR MAPPING	COMMENTS
RxIN0	TxIN0	RxOUT0	R2	
	TxIN1	RxOUT1	R3	
	TxIN2	RxOUT2	R4	
	TxIN3	RxOUT3	R5	
	TxIN4	RxOUT4	R6	
	TxIN6	RxOUT6	R7	MSB
RxIN1	TxIN7	RxOUT7	G2	
	TxIN8	RxOUT8	G3	
	TxIN9	RxOUT9	G4	
	TxIN12	RxOUT12	G5	
	TxIN13	RxOUT13	G6	
	TxIN14	RxOUT14	G7	MSB
	TxIN15	RxOUT15	B2	
	TxIN18	RxOUT18	B3	
RxIN2	TxIN19	RxOUT19	B4	
	TxIN20	RxOUT20	B5	
	TxIN21	RxOUT21	B6	
	TxIN22	RxOUT22	B7	MSB
	TxIN24	RxOUT24	HSYNC	Horizontal Sync
	TxIN25	RxOUT25	VSYNC	Vertical Sync
	TxIN26	RxOUT26	DE	Data Enable
RxIN3	TxIN27	RxOUT27	R0	LSB
	TxIN5	RxOUT5	R1	
	TxIN10	RxOUT10	G0	LSB
	TxIN11	RxOUT11	G1	
	TxIN16	RxOUT16	B0	LSB
	TxIN17	RxOUT17	B1	
	TxIN23	RxOUT23	GP	General Purpose

Table 3. 8-Bit Color Mapping with MSBs on RxIN3±

LVDS INPUT CHANNEL	LVDS BIT STREAM POSITION	LVC MOS OUTPUT CHANNEL	COLOR MAPPING	COMMENTS
RxIN0	TxIN0	RxOUT0	R0	LSB
	TxIN1	RxOUT1	R1	
	TxIN2	RxOUT2	R2	
	TxIN3	RxOUT3	R3	
	TxIN4	RxOUT4	R4	
	TxIN6	RxOUT6	R5	
RxIN1	TxIN7	RxOUT7	G0	LSB
	TxIN8	RxOUT8	G1	
	TxIN9	RxOUT9	G2	
	TxIN12	RxOUT12	G3	
	TxIN13	RxOUT13	G4	
	TxIN14	RxOUT14	G5	
	TxIN15	RxOUT15	B0	LSB
	TxIN18	RxOUT18	B1	

LVDS INPUT CHANNEL	LVDS BIT STREAM POSITION	LVC MOS OUTPUT CHANNEL	COLOR MAPPING	COMMENTS
RxIN2	TxIN19	RxOUT19	B2	
	TxIN20	RxOUT20	B3	
	TxIN21	RxOUT21	B4	
	TxIN22	RxOUT22	B5	
	TxIN24	RxOUT24	HSYNC	Horizontal Sync
	TxIN25	RxOUT25	VSYNC	Vertical Sync
	TxIN26	RxOUT26	DE	Data Enable
RxIN3	TxIN27	RxOUT27	R6	
	TxIN5	RxOUT5	R7	MSB
	TxIN10	RxOUT10	G6	
	TxIN11	RxOUT11	G7	MSB
	TxIN16	RxOUT16	B6	
	TxIN17	RxOUT17	B7	MSB
	TxIN23	RxOUT23	GP	General Purpose

DS90CR286AT-Q1

ZHCSET3A – NOVEMBER 2015 – REVISED DECEMBER 2015

www.ti.com.cn

If there is less left bit margin than right bit margin, the LVDS clock can be delayed so that the Rx strobe position for incoming data appears to be delayed. If there is less right bit margin than left bit margin, all the LVDS data pairs can be delayed uniformly so that the LVDS clock and Rx strobe position for incoming data appear to advance. To delay an LVDS data or clock pair, designers can either add more PCB trace length or install a capacitor between the LVDS transmitter and receiver. It is important to note that when using these techniques, all serialized bit positions are shifted right or left uniformly.

When designing the DS90CR286AT-Q1 receiver with a third-party OpenLDI transmitter, users must calculate the skew margin budget (RSKM) based on the Tx pulse position and the Rx strobe position to ensure error-free transmission. For more information about calculating RSKM, refer to Application Note [SNLA249](#).

8.2.3 Application Curves

The following application curves are examples taken with a DS90C385 serializer interfacing to a DS90CR286AT-Q1 deserializer in nominal temperature (25°C) at an operating frequency of 66 MHz.




Figure 24. LVDS RxIN0± aligned with LVC MOS RxCLKOUT




Figure 25. LVDS CLKIN aligned with LVC MOS RxCLKOUT




Figure 26. RxOUT and RxCLKOUT Timing Diagram




Figure 27. PRBS-7 Output on RxOUT Channels

9 Power Supply Recommendations

Proper power supply decoupling is important to ensure a stable power supply with minimal power supply noise. Bypassing capacitors are needed to reduce the impact of switching noise which could limit performance. For a conservative approach, three parallel-connected decoupling capacitors (Multi-Layered Ceramic type in surface mount form factor) between each V_{CC} and the ground plane(s) are recommended. The three capacitor values are 0.1 μF , 0.01 μF and 0.001 μF . The preferred capacitor size is 0402. An example is shown in Figure 28. The designer should place bypass capacitors as close as possible to the V_{CC} pins and ensure each capacitor has its own via to connect the ground plane. If board space is limiting the number of bypass capacitors, the PLL V_{CC} should receive the most filtering or bypassing. Next would be the LVDS V_{CC} pins and finally the logic V_{CC} pins.




Figure 28. Recommended Bypass Capacitor Decoupling Configuration

10 Layout

10.1 Layout Guidelines

As with any high speed design, board designers must maximize signal integrity by limiting reflections and crosstalk that can adversely affect high frequency and EMI performance. The following practices are recommended layout guidelines to optimize device performance.

- Ensure that differential pair traces are always closely coupled to eliminate noise interference from other signals and take full advantage of the common mode noise canceling effect of the differential signals.
- Maintain equal length on signal traces for a given differential pair.
- Limit impedance discontinuities by reducing the number of vias on signal traces.
- Eliminate any 90° angles on traces and use 45° bends instead.
- If a via must exist on one signal polarity, mirror the via implementation on the other polarity of the differential pair.
- Match the differential impedance of the selected physical media. This impedance should also match the value of the termination resistor that is connected across the differential pair at the receiver's input.
- When possible, use short traces for LVDS inputs.

10.2 Layout Example

The following images show an example layout of the DS90CR286AT-Q1. Traces in blue correspond to the top layer and the traces in green correspond to the bottom layer. Note that differential pair inputs to the DS90CR286AT-Q1 are tightly coupled and close to the connector pins. In addition, observe that the power supply decoupling capacitors are placed as close as possible to the power supply pins with through vias in order to minimize inductance.

DS90CR286AT-Q1

ZHCSET3A – NOVEMBER 2015 – REVISED DECEMBER 2015

www.ti.com.cn

Layout Example (continued)




Figure 29. Example Layout with DS90CR286AT-Q1 (U1).




Figure 30. Example Layout Close-up.

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

应用报告《IC 封装热指标》，[SPRA953](#)

《如何计算和提高 Channel Link I 器件的接收器偏差裕度》应用笔记，[SNLA249](#)

11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 商标

E2E is a trademark of Texas Instruments.

11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DS90CR286ATDGGQ1	Active	Production	TSSOP (DGG) 56	34 TUBE	Yes	SN	Level-2-260C-1 YEAR	-40 to 105	DS90CR286ATQ DGG
DS90CR286ATDGGQ1.B	Active	Production	TSSOP (DGG) 56	34 TUBE	Yes	SN	Level-2-260C-1 YEAR	-40 to 105	DS90CR286ATQ DGG
DS90CR286ATDGGQ1	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 105	DS90CR286ATQ DGG
DS90CR286ATDGGQ1.B	Active	Production	TSSOP (DGG) 56	2000 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 105	DS90CR286ATQ DGG

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90CR286ATDGGRQ1	TSSOP	DGG	56	2000	330.0	24.4	8.6	14.5	1.8	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90CR286ATDGGRQ1	TSSOP	DGG	56	2000	356.0	356.0	45.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
DS90CR286ATDGGQ1	DGG	TSSOP	56	34	495	10	2540	5.79
DS90CR286ATDGGQ1.B	DGG	TSSOP	56	34	495	10	2540	5.79



4222167/A 07/2015

NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


DGG0056A

TSSOP - 1.2 mm max height


SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:6X



NON SOLDER MASK
DEFINED



SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4222167/A 07/2015

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4222167/A 07/2015

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月