DRV5053-Q1 汽车类 模拟双极霍尔效应传感器

1 特性

- 线性输出霍尔传感器
- 符合汽车应用要求的 AEC-Q100 标准
  - 1 级：T_A = –40 至 125°C（Q，请见图 17）
  - 0 级：T_A = –40 至 150°C（E，请见图 17）
- 出色的温度稳定性
  - 温度范围内的灵敏度为 ±10%
- 高灵敏度选项：
  - –11mV/mT（OA，请见图 17）
  - –23mV/mT (PA)
  - –45mV/mT (RA)
  - –90mV/mT (VA)
  - +23mV/mT (CA)
  - +45mV/mT (EA)
- 支持宽电压范围
  - 2.7V 至 38V
  - 无需外部稳压器
- 放大的输出级
  - 2.3mA 灌电流，300µA 拉电流
- 输出电压：0.2V 至 1.8V
  - B = 0mT，OUT = 1V
- 快速上电：35µs
- 小型封装尺寸
  - 表面贴装 3 引脚小外形尺寸晶体管 (SOT)-23 (DBZ)
    - 2.92mm × 2.37mm
  - 插入式 3 引脚系统级封装 (SIP) (LPG)
    - 4.00mm × 3.15mm
- 保护特性
  - 反向电源保护（高达 -22V）
  - 支持高达 40V 抛负载
  - 输出短路保护
  - 输出电流限制
  - 电池输出短路保护

2 应用

- 流量计
- 对接调整
- 振动校正
- 减震器控制

3 说明

DRV5053-Q1 器件是一款斩波稳定霍尔 IC，能够在整个温度范围内提供具有出色灵敏度稳定性和集成保护特性的磁场感测解决方案。

0V 至 2V 模拟输出可对施加的磁感应强度做出线性响应，并且能够辨别磁场方向的极性。 反向极性保护高达 -22V 的宽工作电压范围（2.7V 至 38V）使得此器件适用于广泛的汽车和消费类应用。

针对反向电源情况、负载突降和输出短路或过流提供内部保护功能。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
DRV5053-Q1	SOT-23 (3)	2.92mm × 2.37mm
	SIP (3)	4.00mm × 3.15mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

4 输出状态



SOT-23



SIP



目录

5 修订历史记录

日期	修订版本	注释
2014年12月	*	最初发布。

6 Pin Configuration and Functions

For additional configuration information, see *器件标记* and *机械封装和可订购信息*.

3-Pin SOT-23
DBZ Package
(Top View)



3-Pin SIP
LPG Package
(Top View)



Pin Functions

PIN			TYPE	DESCRIPTION
NAME	DBZ	LPG		
GND	3	2	GND	Ground pin
V_{CC}	1	1	Power	2.7 to 38 V power supply. Bypass this pin to the GND pin with a 0.01-µF (minimum) ceramic capacitor rated for V_{CC}.
OUT	2	3	Output	Hall sensor analog output. 1 V output corresponds to B = 0 mT

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Power supply voltage	V_{CC}	–22(2)	40	V
	Voltage ramp rate (V_{CC}), V_{CC} < 5 V	Unlimited		V/µs
	Voltage ramp rate (V_{CC}), V_{CC} > 5 V	0	2	
Output pin voltage	OUT	–0.5	2.5	V
Output pin reverse current during reverse supply condition	OUT	0	–20	mA
Operating junction temperature, T_J	Q, see 图 17	–40	150(3)	°C
	E, see 图 17	–40	175(4)	
T_{stg}	Storage temperature range	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Ensured by design. Only tested to –20 V.
(3) Tested in production to T_A = 125°C.
(4) Tested in production to T_A = 150°C.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±2500	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2)	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Power supply voltage		2.7	38	V
V_{OUT}	Output pin voltage (OUT)		0	2	V
I_{SOURCE}	Output pin current source (OUT)		0	300	µA
I_{SINK}	Output pin current sink (OUT)		0	2.3	mA
T_A	Operating ambient temperature	Q, see 图 17	–40	125	°C
		E, see 图 17	–40	150	

7.4 Thermal Information

THERMAL METRIC(1)		DRV5053-Q1		UNIT
		DBZ	LPG	
		3 PINS	3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	333.2	180	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	99.9	98.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	66.9	154.9	
ψ_{JT}	Junction-to-top characterization parameter	4.9	40	
ψ_{JB}	Junction-to-board characterization parameter	65.2	154.9	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLIES (V_{CC})						
V_{CC}	V_{CC} operating voltage		2.7		38	V
I_{CC}	Operating supply current	V_{CC} = 2.7 to 38 V, T_A = 25°C		2.7		mA
		V_{CC} = 2.7 to 38 V, T_A = $T_{A, MAX}$ (1)		3	3.6	
t_{on}	Power-on time			35	50	µs
PROTECTION CIRCUITS						
V_{CCR}	Reverse supply voltage		–22			V
$I_{OCP,SOURCE}$	Overcurrent protection level	Sourcing current		300		µA
$I_{OCP,SINK}$	Overcurrent protection level	Sinking current		2.3		mA

(1) $T_{A, MAX}$ is 125°C for Q Grade 1 devices and 150°C for E Grade 0 devices (see 图 17)

7.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG OUTPUT (OUT)						
t_d	Output delay time	T_A = 25°C		13	25	µs

7.7 Magnetic Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT (1)
V_Q	Quiescent output	B = 0 mT	0.9	1.02	1.15	V
f_{BW}	Bandwidth (2)		20			kHz
B_N	Input-referred noise (3)	C_{OUT} = 50 pF	0.40	0.58	0.79	mT_{pp}
Le	Linearity (4)	$–B_{SAT}$ < B < B_{SAT}		1%		
$V_{OUT\ MIN}$	Output saturation voltage (min)	B < $–B_{SAT}$			0.2	V
$V_{OUT\ MAX}$	Output saturation voltage (max)	B > B_{SAT}	1.8			V
DRV5053OA: –11 mV/mT						
S	Sensitivity	V_{CC} = 3.3 V	–17.5	–11	–5	mV/mT
V_N	Output-referred noise (3)	V_{CC} = 3.3 V; R_{OUT} = 10 kΩ; C_{OUT} = 50 pF		6		mV_{pp}
B_{SAT}	Input saturation field	V_{CC} = 3.3 V		73		mT
DRV5053PA: –23 mV/mT						
S	Sensitivity	V_{CC} = 3.3 V	–35	–23	–10	mV/mT
V_N	Output-referred noise (3)	V_{CC} = 3.3 V; R_{OUT} = 10 kΩ; C_{OUT} = 50 pF		13		mV_{pp}
B_{SAT}	Input saturation field	V_{CC} = 3.3 V		35		mT

(1) 1 mT = 10 Gauss
(2) Bandwidth describes the fastest changing magnetic field that can be detected and translated to the output.
(3) Not tested in production; limits are based on characterization data.
(4) Linearity describes the change in sensitivity across the B-range. The sensitivity near B_{SAT} is typically within 1% of the sensitivity near B = 0.

Magnetic Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT(1)
DRV5053RA: –45 mV/mT						
S	Sensitivity	V_{CC} = 3.3 V	–70	–45	–20	mV/mT
V_N	Output-referred noise(3)	V_{CC} = 3.3 V; R_{OUT} = 10 kΩ; C_{OUT} = 50 pF		26		mV_{pp}
B_{SAT}	Input saturation field	V_{CC} = 3.3 V		18		mT
DRV5053VA: –90 mV/mT						
S	Sensitivity	V_{CC} = 3.3 V	–140	–90	–45	mV/mT
V_N	Output-referred noise(3)	V_{CC} = 3.3 V; R_{OUT} = 10 kΩ; C_{OUT} = 50 pF		52		mV_{pp}
B_{SAT}	Input saturation field	V_{CC} = 3.3 V		9		mT
DRV5053CA: 23 mV/mT						
S	Sensitivity	V_{CC} = 3.3 V	10	23	35	mV/mT
V_N	Output-referred noise(3)	V_{CC} = 3.3 V; R_{OUT} = 10 kΩ; C_{OUT} = 50 pF		13		mV_{pp}
B_{SAT}	Input saturation field	V_{CC} = 3.3 V		35		mT
DRV5053EA: 45 mV/mT						
S	Sensitivity	V_{CC} = 3.3 V	20	45	70	mV/mT
V_N	Output-referred noise(3)	V_{CC} = 3.3 V; R_{OUT} = 10 kΩ; C_{OUT} = 50 pF		26		mV_{pp}
B_{SAT}	Input saturation field	V_{CC} = 3.3 V		18		mT

7.8 Typical Characteristics

T_A > 125°C data is valid for Grade 0 devices only (E, see 图 17)



Figure 1. I_{CC} vs V_{CC}



Figure 2. I_{CC} vs Temperature



T_A = 25°C

Figure 3. Sensitivity vs V_{CC}



V_{CC} = 3.3 V

Figure 4. Sensitivity vs Temperature



T_A = 25°C

Figure 5. DRV5053-Q1AD, V_Q vs V_{CC}



V_{CC} = 3.3 V

Figure 6. DRV5053-Q1AD, B_N vs Temperature

8 Detailed Description

8.1 Overview

The DRV5053-Q1 device is a chopper-stabilized hall sensor with an analog output for magnetic sensing applications. The DRV5053-Q1 device can be powered with a supply voltage between 2.7 and 38 V, and will survive –22 V reverse battery conditions continuously. Note that the DRV5053-Q1 device will not be operating when approximately –22 to 2.4 V is applied to V_{CC} (with respect to GND). In addition, the device can withstand supply voltages up to 40 V for transient durations.

The output voltage is dependent on the magnetic field perpendicular to the package. The absence of a magnetic field will result in OUT = 1 V. A magnetic field will cause the output voltage to change linearly with the magnetic field.

The field polarity is defined as follows: a south pole near the marked side of the package is a positive magnetic field. A north pole near the marked side of the package is a negative magnetic field.

For devices with a negative sensitivity (that is, DRV5053-Q1RA: –40 mV/mT), a south pole will cause the output voltage to drop below 1 V, and a north pole will cause the output to rise above 1 V.

For devices with a positive sensitivity (that is, DRV5053-Q1EA: +40 mV/mT), a south pole will cause the output voltage to rise above 1 V, and a north pole will cause the output to drop below 1 V.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Field Direction Definition

A positive magnetic field is defined as a south pole near the marked side of the package as shown in Figure 7.



Figure 7. Field Direction Definition

8.3.2 Device Output

The DRV5053-Q1 device output is defined below for negative sensitivity (that is, –45 mV/mT, RA) and positive sensitivity (that is, +45 mV/mT, EA):



Figure 8. DRV5053-Q1 – Negative Sensitivity



Figure 9. DRV5053-Q1 – Positive Sensitivity

Feature Description (continued)

8.3.3 Power-On Time

After applying V_{CC} to the DRV5053-Q1 device, t_{on} must elapse before OUT is valid. Figure 10 shows Case 1 and Figure 11 shows case 2; the output is defined assuming a negative sensitivity device and a constant magnetic field $-B_{SAT} < B < B_{SAT}$.



Figure 10. Case 1: Power On When B < 0, North



Figure 11. Case 2: Power On When B > 0, South

Feature Description (continued)

8.3.4 Output Stage

The DRV5053-Q1 output stage is capable of up to 300 µA of current source or 2.3 mA sink.

For proper operation, ensure that equivalent output load ROUT > 10 kΩ. In addition, ensure that the load capacitance C_{OUT} < 10 nF.

8.3.5 Protection Circuits

An analog current limit circuit limits the current through the output driver. The driver current will be clamped to I_{OCP}

8.3.5.1 Overcurrent Protection (OCP)

An analog current-limit circuit limits the current through the FET. The driver current is clamped to I_{OCP}. During this clamping, the $r_{DS(on)}$ of the output FET is increased from the nominal value.

8.3.5.2 Load Dump Protection

The DRV5053-Q1 device operates at DC V_{CC} conditions up to 38 V nominally, and can additionally withstand V_{CC} = 40 V. No current-limiting series resistor is required for this protection.

8.3.5.3 Reverse Supply Protection

The DRV5053-Q1 device is protected in the event that the V_{CC} pin and the GND pin are reversed (up to –22 V).

NOTE

In a reverse supply condition, the OUT pin reverse-current must not exceed the ratings specified in the *Absolute Maximum Ratings*.

Table 1.

FAULT	CONDITION	DEVICE	DESCRIPTION	RECOVERY
FET overload (OCP)	$I_{SINK} \geq I_{OCP}$	Operating	Output current is clamped to I_{OCP}	$I_O < I_{OCP}$
Load Dump	38 V < V_{CC} < 40 V	Operating	Device will operate for a transient duration	$V_{CC} \leq$ 38 V
Reverse Supply	–22 V < V_{CC} < 0 V	Disabled	Device will survive this condition	$V_{CC} \geq$ 2.7 V

8.4 Device Functional Modes

The DRV5053-Q1 device is active only when V_{CC} is between 2.7 and 38 V.

When a reverse supply condition exists, the device is inactive.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DRV5053-Q1 device is used in magnetic-field sensing applications.

9.2 Typical Applications

9.2.1 Typical Application With No Filter



Figure 12. Typical Application Schematic – No Filter

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
System bandwidth	f_{BW}	15 kHz

9.2.1.2 Detailed Design Procedure

The DRV5053-Q1 has internal filtering that limits the bandwidth to at least 20 kHz. For this application no external components are required other than the C1 bypass capacitor, which is 0.01 µF minimum. If the analog output OUT is tied to a microcontroller ADC input, the equivalent load must be R > 10 kΩ and C < 10 nF.

Table 3. External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C1	V_{CC}	GND	A 0.01-µF (minimum) ceramic capacitor rated for V_{CC}

9.2.1.3 Application Curve



Figure 13. 10-kHz Switching Magnetic Field

9.2.2 Filtered Typical Application

For lower noise on the analog output OUT, additional RC filtering can be added to further reduce the bandwidth.



Figure 14. Filtered Typical Application Schematic

9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 4 as the input parameters.

Table 4. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
System bandwidth	f_{BW}	5 kHz

9.2.2.2 Detailed Design Procedure

In this example we will add an external RC filter in order to reduce the output bandwidth.

In order to preserve the signal at the frequencies of interest, we will conservatively select a low-pass filter bandwidth (–3-dB point) at twice the system bandwidth (10 kHz).

$$10\ \text{kHz} < \frac{1}{2\pi \times R_1 \times C_2} \tag{1}$$

If we guess R1 = 10 kΩ, then C2 < 1590 pF. So we select C2 = 1500 pF.

9.2.2.3 Application Curves



Figure 15. 5-kHz Switching Magnetic Field



R1 = 10-kΩ pullup C2 = 680 pF

Figure 16. Low-Pass Filtering

10 Power Supply Recommendations

The DRV5053-Q1 device is designed to operate from an input voltage supply (VM) range between 2.7 and 38 V. A 0.01-µF (minimum) ceramic capacitor rated for V_{CC} must be placed as close to the DRV5053-Q1 device as possible.

11 器件和文档支持

11.1 器件支持

11.1.1 器件命名规则

图 17 显示了读取 DRV5053-Q1 器件完整器件名称的图例。



图 **17.** 器件命名规则

11.1.2 器件标记



图 **18. SOT-23 (DBZ)** 封装



图 **19. SIP (LPG)** 封装

✚ 表示霍尔效应传感器（未按比例显示）。 霍尔元件置于封装中央位置，容差为 ±100µm。 在 DBZ 封装中，霍尔元件与封装底部的距离为 0.7mm ± 50µm；在 LPG 封装中，霍尔元件与封装底部的距离为 0.987mm ± 50µm。

11.2 商标

All trademarks are the property of their respective owners.

11.3 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.4 术语表

SLYZ022 — *TI 术语表*。

这份术语表列出并解释术语、首字母缩略词和定义。

12 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV5053CAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	+AJCA	Samples
DRV5053CAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJCA	Samples
DRV5053CAELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJCA	Samples
DRV5053CAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	+AKCA	Samples
DRV5053CAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+AKCA	Samples
DRV5053CAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+AKCA	Samples
DRV5053EAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	+AJEA	Samples
DRV5053EAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJEA	Samples
DRV5053EAELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJEA	Samples
DRV5053EAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	+AKEA	Samples
DRV5053EAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AKEA	Samples
DRV5053EAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+AKEA	Samples
DRV5053OAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	+AJOA	Samples
DRV5053OAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJOA	Samples
DRV5053OAELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJOA	Samples
DRV5053OAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	+AKOA	Samples
DRV5053OAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+AKOA	Samples
DRV5053OAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+AKOA	Samples
DRV5053PAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	+AJPA	Samples
DRV5053PAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJPA	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV5053PAELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJPA	Samples
DRV5053PAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	+AKPA	Samples
DRV5053PAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+AKPA	Samples
DRV5053PAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+AKPA	Samples
DRV5053RAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	+AJRA	Samples
DRV5053RAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJRA	Samples
DRV5053RAELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJRA	Samples
DRV5053RAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	+AKRA	Samples
DRV5053RAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+AKRA	Samples
DRV5053RAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type		+AKRA	Samples
DRV5053VAEDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	+AJVA	Samples
DRV5053VAELPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJVA	Samples
DRV5053VAELPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 150	+AJVA	Samples
DRV5053VAQDBZRQ1	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	+AKVA	Samples
DRV5053VAQLPGMQ1	ACTIVE	TO-92	LPG	3	3000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+AKVA	Samples
DRV5053VAQLPGQ1	ACTIVE	TO-92	LPG	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	+AKVA	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

OTHER QUALIFIED VERSIONS OF DRV5053-Q1 :

- Catalog : DRV5053

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

PACKAGE OUTLINE

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



4214838/D 03/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.
4. Support pin may differ or may not be present.



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4214838/D 03/2023

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214838/D 03/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

LPG0003A

TO-92 - 5.05 mm max height

TRANSISTOR OUTLINE



4221343/C 01/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE:20X

4221343/C 01/2018

TAPE SPECIFICATIONS

LPG0003A

TO-92 - 5.05 mm max height

TRANSISTOR OUTLINE



4221343/C 01/2018

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265