

DAC3174 双路 14 位 500MSPS 模数转换器

1 特性

- 双通道
- 14 位分辨率
- 最大采样率：500MSPS
- 与双通道 DAC3154、DAC3164 和单通道 DAC3151、DAC3161 和 DAC3171 引脚兼容
- 输入接口：
 - 14 个低压差分信令 (LVDS) 输入
 - 单路 14 位接口或双路 7 位接口
 - 单或双 DDR 数据时钟
 - 内部先入先出 (FIFO)
- 芯片到芯片同步
- 功率耗散：460mW
- 20MHz 中频 (IF) 时的频谱性能：
 - 信噪比 (SNR)：76dBFS
 - 无杂散动态范围 (SFDR)：78dBc
- 电流源型数模转换器 (DAC)
- 合规范围：-0.5V 至 1.0V
- 封装：64 引脚超薄型四方扁平无引线 (9mm x 9mm)

2 应用

- 多载波、多模式蜂窝基础设施基站
- 雷达
- 信号智能
- 软件定义的无线电
- 测试和测量仪器

3 说明

DAC3174 是一款双通道 14 位、500MSPS 数模转换器 (DAC) DAC3174 使用 14 位低压差分信令 (LVDS) 数字总线，具有一个或两个独立双数据速率 (DDR) 数据时钟，能够在每条通道中灵活提供不同源传输的数据。

输入先入先出 (FIFO) 允许使用独立的数据和采样时钟。为了实现精确信号同步，FIFO 输入和输出指针可在多个器件中同步。

DAC 输出为电流源并与 GND 端接，合规范围为 -0.5V 至 +1V。

DAC3174 与双通道 500MSPS、12 位 DAC3164 和 10 位 DAC3154 以及单通道 500MSPS、14 位 DAC3171、12 位 DAC3161 和 10 位 DAC3151 引脚兼容。


该器件采用 64 引脚 VQFN PowerPAD™ 封装。该器件可在 -40°C 至 +85°C 扩展工作温度范围内完全额定运行。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
DAC3174	VQFN (64)	9.00mm x 9.00mm

(1) 要了解所有可用封装，请参见数据表末尾的封装选项附录。

典型应用



Copyright © 2017, Texas Instruments Incorporated



目录


1	特性	1	7.4	Device Functional Modes	21
2	应用	1	7.5	Programming	24
3	说明	1	7.6	Register Maps	26
4	修订历史记录	2	8	Application and Implementation	42
5	Pin Configuration and Functions	3	8.1	Application Information	42
6	Specifications	7	8.2	Typical Application	42
6.1	Absolute Maximum Ratings	7	9	Power Supply Recommendations	44
6.2	ESD Ratings	7	10	Layout	45
6.3	Recommended Operating Conditions	7	10.1	Layout Guidelines	45
6.4	Thermal Information	8	10.2	Layout Example	45
6.5	Electrical Characteristics: DC Specifications	8	11	器件和文档支持	46
6.6	Electrical Characteristics: AC Specifications	10	11.1	器件支持	46
6.7	Electrical Characteristics: Digital Specifications	10	11.2	接收文档更新通知	46
6.8	Timing Requirements	11	11.3	社区资源	46
6.9	Typical Characteristics	14	11.4	商标	47
7	Detailed Description	18	11.5	静电放电警告	47
7.1	Overview	18	11.6	Glossary	47
7.2	Functional Block Diagrams	18	12	机械、封装和可订购信息	47
7.3	Feature Description	20			

4 修订历史记录

Changes from Revision A (May 2013) to Revision B	Page
• 已添加 器件信息, ESD 额定值, 建议运行条件和时序要求表及详细 说明, 应用和实施, 电源相关建议, 布局, 器件和文档支持以及机械、封装和可订购信息部分	1
• 已添加 典型应用图至首页并将现有框图移至功能框图部分	1
• Added GND PAD row to <i>Pin Functions</i> table	4
• Added GND PAD row to <i>Pin Functions</i> table	6
• Changed both functional block diagrams for clarity	18
• Added definition for T = DACCLK period	20
• Added definition for T = DACCLK period	23
• Changed text in <i>FUSE controlled</i> bullet of <i>Register Maps</i> section for clarity	26

Changes from Original (April 2013) to Revision A	Page
• 已删除 “产品预览”条, 从而进行器件发布	1

5 Pin Configuration and Functions




Pin Functions: Single-Bus Mode

PIN		I/O	DESCRIPTION
NAME	NO.		
CONTROL AND SERIAL			
ALARM	47	O	CMOS output for ALARM condition.
RESETB	41	I	Serial interface reset input, active low. Initialized internal registers during high-to-low transition. Asynchronous. Internal pullup. A reset event after every power cycle may be required to reinitialize all SPI registers to default values.
SCLK	43	I	Serial interface clock. Internal pulldown.
SDENB	42	I	Serial data enable. Internal pullup.
SDIO	44	I/O	Bidirectional serial data in 3-pin mode (default). In 4-pin interface mode (sif4_ena [config0, bit 9]), the SDIO pin in an input only. Internal pulldown.

Pin Functions: Single-Bus Mode (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
SDO	46	O	Unidirectional serial interface data in 4-pin mode (sif4_ena [config0, bit 9]). The SDO pin is made high impedance in 3-pin interface mode (default). Internal pull-down.
SLEEP	49	I	Puts device in sleep, active high. Internal pull-down.
TXENABLE	48	I	Transmit enable, active high input. TXENABLE must be high for the data to the DAC to be enabled. When TXENABLE is low, the digital logic section is forced to all 0, and any input data are ignored. Internal pull-down.
DATA INTERFACE			
ALIGNN	5	I	LVPECL FIFO output synchronization. This positive or negative pair is captured with the rising edge of DACCLKx. This pin is used to reset the clock dividers and for multiple DAC synchronization. If unused, this pin can be left unconnected.
ALIGNP	4	I	
DATA[13:0]N	10, 12, 14, 16, 18, 20, 23, 27, 30, 32, 34, 36, 38, 40	I	LVDS input data bits for both channels. Each positive and negative LVDS pair has an internal 100-Ω termination resistor. Data format relative to DATACLKx clock is dual data rate (DDR) with two data transfers per DATACLKx clock cycles. The data format is interleaved with channel A (rising edge) and channel B (falling edge).
DATA[13:0]P	9, 11, 13, 15, 17, 19, 22, 26, 29, 31, 33, 35, 37, 39	I	In the default mode (reverse bus not enabled): DATA13x is most significant data bit (MSB) DATA0x is least significant data bit (LSB)
DATACLKN	25	I	DDR differential input data clock. Edge to center nominal timing. Ch A rising edge, Ch B falling edge in multiplexed output mode.
DATACLKP	24	I	
SYNCP	6	I	This pin resets the FIFO or is used as a syncing source. These two functions are captured with the rising edge of DATACLKx. The signal captured by the falling edge of DATACLKx.
SYNCP	7	I	
OUTPUT AND CLOCK			
DACCLKN	2	I	LVPECL clock input for DAC core with a self-bias of approximately CLKVDD18 / 2.
DACCLKP	1	I	
IOUTAN	60	O	A-Channel DAC current output. An offset binary data pattern of 0x0000 at the DAC input results in a full-scale current source, and the most positive voltage on the IOUTAP pin. Similarly, a 0xFFFF data input results in a 0-mA current source, and the least positive voltage on the IOUTAP pin. The IOUTAN pin is the complement of IOUTAP.
IOUTAP	61	O	
IOUTBN	54	O	B-Channel DAC current output. An offset binary data pattern of 0x0000 at the DAC input results in a full-scale current source, and the most positive voltage on the IOUTBP pin. Similarly, a 0xFFFF data input results in a 0-mA current source, and the least positive voltage on the IOUTBP pin. The IOUTBN pin is the complement of IOUTBP.
IOUTBP	53	O	
REFERENCE			
BIASJ	57	O	Full-scale output current bias. For 20-mA full-scale output current, connect a 960-Ω resistor to GND.
EXTIO	58	I/O	Used as external reference input when internal reference is disabled. Requires a 0.1-μF decoupling capacitor to GND when used as reference output.
POWER SUPPLY			
CLKVDD18	3	I	1.8-V clock supply.
DIGVDD18	21, 28	I	1.8-V digital supply. Also supplies LVDS receivers.
IOVDD	45	I	Supply voltage for CMOS I/Os. 1.8 V to 3.3 V.
VDDA18	50, 64	I	Analog 1.8-V supply.
VDDA33	55, 56, 59	I	Analog 3.3-V supply.
VFUSE	8	I	Digital supply voltage (1.8 V). This supply pin is also used for factory fuse programming. Connect to DVDD pins for normal operation.
NC	51, 52, 62, 63	—	Not used. These pins can be left open or tied to ground in actual application use.
GND PAD	—	—	This thermal pad is the electrical ground connection for the device (backside).



Pin Functions: Dual-Bus Mode

PIN		I/O	DESCRIPTION
NAME	NO.		
CONTROL AND SERIAL			
ALARM	47	O	CMOS output for alarm condition.
RESETB	41	I	Serial interface reset input, active low. Initializes internal registers during high to low transition. Asynchronous. Internal pullup. A reset event after every power cycle may be required to reinitialize all SPI registers to default values.
SCLK	43	I	Serial interface clock. Internal pulldown.
SDENB	42	I	Serial data enable. Internal pullup.
SDIO	44	I/O	Bidirectional serial data in 3-pin mode (default). In 4-pin interface mode (sif4_ena [config0, bit 9]), the SDIO pin in an input only. Internal pulldown.

Pin Functions: Dual-Bus Mode (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
SDO	46	O	Unidirectional serial interface data in 4-pin mode (sif4_ena [config0, bit 9]). The SDO pin is made high impedance in 3-pin interface mode (default). Internal pulldown.
SLEEP	49	I	Puts device in sleep, active high. Internal pulldown.
TXENABLE	48	I	Transmit enable, active high input. TXENABLE must be high for the data to the DAC to be enabled. When TXENABLE is low, the digital logic section is forced to all 0, and any input data are ignored. Internal pulldown.
DATA INTERFACE			
DA[6:0]N	10, 12, 14, 16, 18	I	LVDS positive input data bits for channel A. Each positive or negative LVDS pair has an internal 100-Ω termination resistor. Data format relative to DA_CLKx clock is dual data rate (DDR) with two data transfers per DA_CLKx clock cycle. The data format is 7 MSBs (rising edge) and 7 LSBs (falling edge). In the default mode (reverse bus not enabled): DA6x is most significant data bit (MSB) DA0x is least significant data bit (LSB)
DA[6:0]P	9, 11, 13, 15, 17, 19	I	
DB[6:0]N	27, 30, 32, 34, 36, 38, 40	I	LVDS positive input data bits for channel B. Each positive or negative LVDS pair has an internal 100-Ω termination resistor. Data format relative to DB_CLKx clock is dual data rate (DDR) with two data transfers per DB_CLKx clock cycle. The data format is 7 MSBs (rising edge) and 7 LSBs (falling edge). In the default mode (reverse bus not enabled): DB6x is most significant data bit (MSB) DB0x is least significant data bit (LSB)
DB[6:0]P	26, 29, 31, 33, 35, 37, 39	I	
DA_CLKN	7	I	DDR differential input data clock for channel A. Edge to center nominal timing.
DA_CLKP	6	I	
DB_CLKN	25	I	DDR differential input data clock for channel B. Edge to center nominal timing.
DB_CLKP	24	I	
OUTPUT AND CLOCK			
DACCLKN	2	I	LVPECL clock negative input for DAC core with a self-bias of approximately CLKVDD18 / 2.
DACCLKP	1	I	LVPECL clock positive input for DAC core with a self-bias of approximately CLKVDD18 / 2.
IOUTAN	60	O	A-Channel DAC current output. An offset binary data pattern of 0x0000 at the DAC input results in a full-scale current source, and the most positive voltage on the IOUTAP pin. Similarly, a 0xFFFF data input results in a 0-mA current source, and the least positive voltage on the IOUTAP pin. The IOUTAN pin is the complement of IOUTAP.
IOUTAP	61	O	
IOUTBN	54	O	B-Channel DAC current output. An offset binary data pattern of 0x0000 at the DAC input results in a full-scale current source, and the most positive voltage on the IOUTBP pin. Similarly, a 0xFFFF data input results in a 0-mA current source, and the least positive voltage on the IOUTBP pin. The IOUTBN pin is the complement of IOUTBP.
IOUTBP	53	O	
REFERENCE			
BIASJ	57	O	Full-scale output current bias. For 20-mA full-scale output current, connect a 960-Ω resistor to GND.
EXTIO	58	I/O	Used as external reference input when internal reference is disabled. Requires a 0.1-μF decoupling capacitor to GND when used as reference output.
POWER SUPPLY			
CLKVDD18	3	I	1.8-V clock supply.
DIGVDD18	21, 28	I	1.8-V digital supply. Also supplies LVDS receivers.
IOVDD	45	I	Supply voltage for CMOS I/Os. 1.8 V to 3.3 V.
VDDA18	50, 64	I	Analog 1.8-V supply.
VDDA33	55, 56, 59	I	Analog 3.3-V supply.
VFUSE	8	I	Digital supply voltage (1.8 V). This supply pin is also used for factory fuse programming. Connect to DVDD pins for normal operation.
NC	4, 5, 51, 52, 62, 63	—	Not used. In actual application, pins 51, 52, 62, and 63 can be left open or tied to ground. TI recommends tying pins 4 and 5 to DIGVDD18 and ground, respectively.
GND PAD	—	—	This thermal pad is the electrical ground connection for the device (backside).

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	VDDA33 to GND	-0.5	4	V
	VDDA18 to GND	-0.5	2.3	
	CLKVDD18 to GND	-0.5	2.3	
	IOVDD to GND	-0.5	4	
	DIGVDD18 to GND	-0.5	2.3	
Terminal voltage	CLKVDD18 to DIGVDD18	-0.5	0.5	V
	VDDA18 to DIGVDD18	-0.5	0.5	
	DA[6:0]P, DA[6:0]N, DB[6:0]P, DB[6:0]N, D[13:0]P, D[13:0]N, DATACLKP, DATACLKN, DA_CLKP, DA_CLKPN, DB_CLKP, DB_CLKN, SYNCN, SYNCN to GND	-0.5	DIGVDD18 + 0.5	
	DACCLKP, DACCLKN, ALIGNP, ALIGNN	-0.5	CLKVDD18 + 0.5	
	TXENABLE, ALARM, SDO, SDIO, SCLK, SDENB, RESETB to GND	-0.5	IOVDD + 0.5	
	IOUTAP, IOUTAN, IOUTBP, IOUTBN to GND	-0.7	1.4	
	EXTIO, BIASJ to GND	-0.5	VDDA33 + 0.5	
Temperature	Operating ambient free-air, T _A	-40	85	°C
	Maximum junction, T _J		125	
	Storage, T _{stg}	-65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
CLKVDD18	Clock buffer supply	1.71	1.8	1.89	V
DIGVDD18	Digital supply	1.71	1.8	1.89	V
VDDA18	1.8-V analog supply	1.71	1.8	1.89	V
VFUSE	Fuse bank supply	1.71	1.8	1.89	V
IOVDD	IO supply ⁽¹⁾	1.71		3.45	V
VDDA33	3.3-V analog supply	3.15	3.3	3.45	V
T _A	Operating ambient free-air temperature	-40	25	85	°C
T _J	Operating junction temperature ⁽²⁾			105	°C

(1) Sets CMOS IO voltage levels; nominal 1.8 V, 2.5 V, or 3.3 V.

(2) Prolonged use at this junction temperature may increase the device failure-in-time (FIT) rate.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DAC3174	
		RGC (VQFN)	
		64 PINS	
			UNIT
R _{θJA}	Junction-to-ambient thermal resistance	23	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	7.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	2.8	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.1	°C/W
ψ _{JB}	Junction-to-board characterization parameter	2.8	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	0.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics: DC Specifications

Typical values at T_A = 25°C, full temperature range is T_{MIN} = -40°C to T_{MAX} = 85°C, DAC sample rate = 500 MSPS, 50% clock duty cycle, VDDA33 = IOVDD = 3.3 V, VDDA18 = CLKVDD18 = DIGVDD18 = 1.8 V, and IOU_{FS} = 20 mA (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			14			Bits
DC ACCURACY						
DNL	Differential nonlinearity	1 LSB = IOU _{FS} / 2 ¹⁴	±1			LSB
INL	Integral nonlinearity	1 LSB = IOU _{FS} / 2 ¹⁴	±2			LSB
ANALOG OUTPUTS						
Coarse gain linearity			±0.4			LSB
Offset error		Midcode offset	0.01			%FSR
Gain error		With external reference	±2			%FSR
		With internal reference	±2			
Gain mismatch		With internal reference	-2	2		%FSR
Minimum full-scale output current		Nominal full-scale current, IOU _{FS} = 16 × IBAIS current	2			mA
Maximum full-scale output current		Nominal full-scale current, IOU _{FS} = 16 × IBAIS current	20			mA
Output compliance		IOU _{FS} = 20 mA	-0.5	1		V
Output resistance			300			kΩ
Output capacitance			5			pF
REFERENCE OUTPUT						
V _{REF}	Reference output voltage		1.14	1.2	1.26	V
Reference output current			100			nA
REFERENCE INPUT						
VEXTIO input voltage		External reference mode	0.1	1.2	1.25	V
Input resistance			1			MΩ
Small-signal bandwidth			500			kHz
Input capacitance			100			pF
TEMPERATURE COEFFICIENTS						
Offset drift			±1			ppm of FSR/°C
Gain drift		With external reference	±15			
		With internal reference	±30			
Reference voltage drift			±8			ppm /°C

Electrical Characteristics: DC Specifications (continued)

Typical values at $T_A = 25^\circ\text{C}$, full temperature range is $T_{\text{MIN}} = -40^\circ\text{C}$ to $T_{\text{MAX}} = 85^\circ\text{C}$, DAC sample rate = 500 MSPS, 50% clock duty cycle, $V_{\text{DDA33}} = I_{\text{OVDD}} = 3.3\text{ V}$, $V_{\text{DDA18}} = \text{CLKVDD18} = \text{DIGVDD18} = 1.8\text{ V}$, and $I_{\text{OUT}_{\text{FS}}} = 20\text{ mA}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER CONSUMPTION						
I_{VDDA33}	3.3-V analog supply current	MODE 1, $f_{\text{DAC}} = 491.52\text{ MSPS}$, QMC on, IF = 20 MHz		52	59	mA
		MODE 2, $f_{\text{DAC}} = 320\text{ MSPS}$, QMC on, IF = 20 MHz		51		
		MODE 3, sleep mode, $f_{\text{DAC}} = 491.52\text{ MSPS}$, DAC in sleep mode		2.6		
		MODE 4, power-down mode, no clock, DAC in sleep mode		1.6	4	
I_{CLKVDD18}	1.8-V clock and analog supply current (CLKVDD18 and VDDA18)	MODE 1, $f_{\text{DAC}} = 491.52\text{ MSPS}$, QMC on, IF = 20 MHz		49	57	mA
		MODE 2, $f_{\text{DAC}} = 320\text{ MSPS}$, QMC on, IF = 20 MHz		38		
		MODE 3, sleep mode, $f_{\text{DAC}} = 491.52\text{ MSPS}$, DAC in sleep mode		43		
		MODE 4, power-down mode, no clock, DAC in sleep mode		1.8	4	
I_{DIGVDD18}	1.8-V digital supply current (DIGVDD18 and VFUSE)	MODE 1, $f_{\text{DAC}} = 491.52\text{ MSPS}$, QMC on, IF = 20 MHz		115	130	mA
		MODE 2, $f_{\text{DAC}} = 320\text{ MSPS}$, QMC on, IF = 20 MHz		87		
		MODE 3, sleep mode, $f_{\text{DAC}} = 491.52\text{ MSPS}$, DAC in sleep mode		110		
		MODE 4, power-down mode, no clock, DAC in sleep mode		0.7	3	
I_{IOVDD}	1.8-V IO supply current	MODE 1, $f_{\text{DAC}} = 491.52\text{ MSPS}$, QMC on, IF = 20 MHz		0.002	0.015	mA
		MODE 2, $f_{\text{DAC}} = 320\text{ MSPS}$, QMC on, IF = 20 MHz		0.002		
		MODE 3, sleep mode, $f_{\text{DAC}} = 491.52\text{ MSPS}$, DAC in sleep mode		0.003		
		MODE 4, power-down mode, no clock, DAC in sleep mode		0.003	0.015	
P_{dis}	Total power dissipation	MODE 1, $f_{\text{DAC}} = 491.52\text{ MSPS}$, QMC on, IF = 20 MHz		464	530	mW
		MODE 2, $f_{\text{DAC}} = 320\text{ MSPS}$, QMC on, IF = 20 MHz		396		
		MODE 3, sleep mode, $f_{\text{DAC}} = 491.52\text{ MSPS}$, DAC in sleep mode		284		
		MODE 4, power-down mode, no clock, DAC in sleep mode		10	26	
PSRR	Power-supply rejection ratio	DC tested	-0.4		0.4	%FSR/V

6.6 Electrical Characteristics: AC Specifications

Typical values at $T_A = 25^\circ\text{C}$, full temperature range is $T_{\text{MIN}} = -40^\circ\text{C}$ to $T_{\text{MAX}} = 85^\circ\text{C}$, DAC sample rate = 500 MSPS, 50% clock duty cycle, $V_{\text{DDA33}} = \text{IOVDD} = 3.3\text{ V}$, $V_{\text{DDA18}} = \text{CLKVDD18} = \text{DIGVDD18} = 1.8\text{ V}$, and $\text{IOUT}_{\text{FS}} = 20\text{ mA}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG OUTPUT						
f_{DAC}	Maximum sample rate		500			MSPS
$t_{\text{s(DAC)}}$	Output settling time to 0.1%	Transition: Code 0x0000 to 0x3FFF		11		ns
t_{PD}	Output propagation delay	Does not include digital latency		2		ns
$t_{\text{r(IOUT)}}$	Output rise time	10% to 90%		200		ps
$t_{\text{f(IOUT)}}$	Output fall time	90% to 10%		200		ps
	Digital latency	Length of delay from DAC pin inputs to DATA at output pins. In normal operation mode including the latency of FIFO.		26		DACCLK
AC PERFORMANCE						
SFDR	Spurious free dynamic	$f_{\text{DAC}} = 500\text{ MSPS}$, $f_{\text{out}} = 10.1\text{ MHz}$		82		dBc
		$f_{\text{DAC}} = 500\text{ MSPS}$, $f_{\text{out}} = 20.1\text{ MHz}$		78		
		$f_{\text{DAC}} = 500\text{ MSPS}$, $f_{\text{out}} = 70.1\text{ MHz}$		74		
IMD3	Intermodulation distortion	$f_{\text{DAC}} = 500\text{ MSPS}$, $f_{\text{out}} = 10.1 \pm 0.5\text{ MHz}$		84		dBc
		$f_{\text{DAC}} = 500\text{ MSPS}$, $f_{\text{out}} = 20.1 \pm 0.5\text{ MHz}$		84		
		$f_{\text{DAC}} = 500\text{ MSPS}$, $f_{\text{out}} = 70.1 \pm 0.5\text{ MHz}$		75		
		$f_{\text{DAC}} = 500\text{ MSPS}$, $f_{\text{out}} = 150.1 \pm 0.5\text{ MHz}$		63		
NSD	Noise spectral density	$f_{\text{DAC}} = 500\text{ MSPS}$, $f_{\text{out}} = 10.1\text{ MHz}$		160		dBc/Hz
		$f_{\text{DAC}} = 500\text{ MSPS}$, $f_{\text{out}} = 20.1\text{ MHz}$		157		
		$f_{\text{DAC}} = 500\text{ MSPS}$, $f_{\text{out}} = 70.1\text{ MHz}$		155		
ACLR	Adjacent channel leakage ratio	$f_{\text{DAC}} = 491.52\text{ MSPS}$, $f_{\text{out}} = 30.72\text{ MHz}$, WCDMA TM1		78		dBc
		$f_{\text{AC}} = 491.52\text{ MSPS}$, $f_{\text{out}} = 153.6\text{ MHz}$, WCDMA TM1		74		

6.7 Electrical Characteristics: Digital Specifications

Typical values at $T_A = 25^\circ\text{C}$, full temperature range is $T_{\text{MIN}} = -40^\circ\text{C}$ to $T_{\text{MAX}} = 85^\circ\text{C}$, DAC sample rate = 500 MSPS, 50% clock duty cycle, $V_{\text{DDA33}} = \text{IOVDD} = 3.3\text{ V}$, $V_{\text{DDA18}} = \text{CLKVDD18} = \text{DIGVDD18} = 1.8\text{ V}$, and $\text{IOUT}_{\text{FS}} = 20\text{ mA}$ (unless otherwise noted).

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CMOS DIGITAL INPUTS (RESETB, SDENB, SCLK, SDIO, TXENABLE)						
V_{IH}	High-level input voltage	$\text{IOVDD} = 3.3\text{ V}, 2.5\text{ V}, \text{ or } 1.8\text{ V}$	$\text{IOVDD} \times 0.6$			V
V_{IL}	Low-level input voltage	$\text{IOVDD} = 3.3\text{ V}, 2.5\text{ V}, \text{ or } 1.8\text{ V}$			$0.25 \times \text{IOVDD}$	V
I_{IH}	High-level input current	$\text{IOVDD} = 3.3\text{ V}, 2.5\text{ V}, \text{ or } 1.8\text{ V}$	-40		40	μA
I_{IL}	Low-level input current	$\text{IOVDD} = 3.3\text{ V}, 2.5\text{ V}, \text{ or } 1.8\text{ V}$	-40		40	μA
DIGITAL OUTPUTS – CMOS INTERFACE (SDOUT, SDIO)						
V_{OH}	High-level output voltage	$\text{IOVDD} = 3.3\text{ V}, 2.5\text{ V}, \text{ or } 1.8\text{ V}$	$0.85 \times \text{IOVDD}$			V
V_{OL}	Low-level output voltage				$0.125 \times \text{IOVDD}$	V
LVPECL INPUTS – (DACCLKx, ALIGNx)						
V_{CM}	LVPECL input common-mode voltage		0.5			V
V_{DIFF}	Differential input peak-to-peak voltage		0.4	1		V

Electrical Characteristics: Digital Specifications (continued)

Typical values at $T_A = 25^\circ\text{C}$, full temperature range is $T_{\text{MIN}} = -40^\circ\text{C}$ to $T_{\text{MAX}} = 85^\circ\text{C}$, DAC sample rate = 500 MSPS, 50% clock duty cycle, $V_{\text{DDA33}} = \text{IOVDD} = 3.3\text{ V}$, $V_{\text{DDA18}} = \text{CLKVDD18} = \text{DIGVDD18} = 1.8\text{ V}$, and $\text{IOUT}_{\text{FS}} = 20\text{ mA}$ (unless otherwise noted).

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVDS INTERFACE (DATA[13:0]x, DA[6:0]x, DB[6:0]x, DA_CLKx, DB_CLKx, DATACLKx, SYNCx)						
$V_{\text{A,B+}}$	Logic high differential input voltage threshold		175			mV
$V_{\text{A,B-}}$	Logic low differential input voltage threshold		-175			mV
V_{COM}	LVDS input common-mode voltage		1	1.2	2	V
Z_{T}	Internal termination		85	110	135	Ω
C_{L}	LVDS input capacitance		2			pF

6.8 Timing Requirements


Typical values at $T_A = 25^\circ\text{C}$, full temperature range is $T_{\text{MIN}} = -40^\circ\text{C}$ to $T_{\text{MAX}} = 85^\circ\text{C}$, DAC sample rate = 500 MSPS, 50% clock duty cycle, $V_{\text{DDA33}} = \text{IOVDD} = 3.3\text{ V}$, $V_{\text{DDA18}} = \text{CLKVDD18} = \text{DIGVDD18} = 1.8\text{ V}$, and $\text{IOUT}_{\text{FS}} = 20\text{ mA}$ (unless otherwise noted).


		MIN	TYP	MAX	UNIT
SERIAL PORT TIMING					
$t_{\text{s}}(\text{SEND B})$	Setup time, SDENB to rising edge of SCLK	20			ns
$t_{\text{s}}(\text{SDIO})$	Setup time, SDIO to rising edge of SCLK	10			ns
$t_{\text{h}}(\text{SDIO})$	Hold time, SDIO from rising edge of SCLK	5			ns
$t_{\text{p}}(\text{SCLK})$	Period of SCLK	100			ns
$t_{\text{p}}(\text{SCLKH})$	High time of SCLK	40			ns
$t_{\text{p}}(\text{SCLKL})$	Low time of SCLK	40			ns
$t_{\text{d}}(\text{DATA})$	Data output delay after falling edge of SCLK	10			ns
T_{RESET}	Minimum RESTB pulse duration	25			ns
LVDS INPUT TIMING					
$t_{\text{s}}(\text{DATA})$	Setup time	config3 Setting		ps	
		datadly	clkdly		
		0	0		
		0	1		
		0	2		
		0	3		
		0	4		
		0	5		
		0	6		
		0	7		
		1	0		
		2	0		
		3	0		
		4	0		
5	0				
6	0				
7	0				

Timing Requirements (continued)

Typical values at $T_A = 25^\circ\text{C}$, full temperature range is $T_{\text{MIN}} = -40^\circ\text{C}$ to $T_{\text{MAX}} = 85^\circ\text{C}$, DAC sample rate = 500 MSPS, 50% clock duty cycle, $V_{\text{DDA33}} = \text{IOVDD} = 3.3\text{ V}$, $V_{\text{DDA18}} = \text{CLKVDD18} = \text{DIGVDD18} = 1.8\text{ V}$, and $\text{IOUT}_{\text{FS}} = 20\text{ mA}$ (unless otherwise noted).

		config3 Setting		MIN	TYP	MAX	UNIT
		datadly	clkdly				
		$t_{\text{h(DATA)}}$	Hold time	0	0		310
		0	1		390		
		0	2		480		
		0	3		560		
		0	4		650		
		0	5		740		
		0	6		850		
		0	7		930		
		1	0		200		
		2	0		100		
		3	0		20		
		4	0		-60		
		5	0		-140		
		6	0		-220		
		7	0		-290		


Figure 1. Input Data Timing for Single-Bus, Single-Clock Mode



There is no phase relationship requirement between DA_CLK and DB_CLK




Figure 2. Input Data Timing for Dual-Bus, Dual-Clock Mode




Figure 3. Input Data Timing for Dual-Bus, Single-Clock Mode




Figure 4. Input Data Timing for Single-Channel, Single Data Rate (SDR) Mode

6.9 Typical Characteristics

All plots are at 25°C, nominal supply voltages, $f_{DAC} = 500$ MSPS, 50% clock duty cycle, 0-dBFS input signal, and 20-mA full-scale output current (unless otherwise noted).




Figure 5. Integral Nonlinearity




Figure 6. Differential Nonlinearity




Figure 7. SFDR vs Output Frequency Over Input Scale




Figure 8. Second-Order Harmonic Distortion vs Output Frequency Over Input Scale




Figure 9. Third-Order Harmonic Distortion vs Output Frequency Over Input Scale




Figure 10. SFDR vs Output Frequency Over f_{DAC}

Typical Characteristics (continued)

All plots are at 25°C, nominal supply voltages, $f_{DAC} = 500$ MSPS, 50% clock duty cycle, 0-dBFS input signal, and 20-mA full-scale output current (unless otherwise noted).




Figure 11. IMD3 vs Output Frequency Over Input Scale




Figure 12. IMD3 vs Output Frequency Over f_{DAC}




Figure 13. NSD vs Output Frequency Over Input Scale




Figure 14. NSD vs Output Frequency Over f_{DAC}




Figure 15. ACLR (Adjacent Channel) vs Output Frequency




Figure 16. ACLR (Alternate Channel) vs Output Frequency

Typical Characteristics (continued)

All plots are at 25°C, nominal supply voltages, $f_{DAC} = 500$ MSPS, 50% clock duty cycle, 0-dBFS input signal, and 20-mA full-scale output current (unless otherwise noted).




Figure 17. Single-Tone Spectral Plot




Figure 18. Single-Tone Spectral Plot




Figure 19. Two-Tone Spectral Plot




Figure 20. Two-Tone Spectral Plot




Figure 21. Four-Carrier WCDMA Test Mode 1






Figure 22. Single-Carrier WCDMA Test Mode 1

Typical Characteristics (continued)

All plots are at 25°C, nominal supply voltages, $f_{DAC} = 500$ MSPS, 50% clock duty cycle, 0-dBFS input signal, and 20-mA full-scale output current (unless otherwise noted).



7 Detailed Description

7.1 Overview

The DAC3174 device is a dual-channel, 14-bit, 500-MSPS, digital-to-analog converter (DAC), and uses a 14-bit, wide LVDS digital bus with an input FIFO. The data for the two channels are multiplexed onto the 14-bit LVDS bus in a dual-data-rate (DDR) fashion. The DAC3174 also supports a DDR, 7-bit, LVDS interface mode for each channel.

The DAC3174 has separate input data clock for the digital data and sample clock for the analog output. The FIFO input and output pointers can be synchronized across multiple devices for precise signal synchronization. The DAC outputs are current sourcing and terminate to GND with a compliance range of -0.5 V to $+1\text{ V}$. The DAC3174 is pin-compatible with the 12-bit DAC3164 and 10-bit DAC3154, as well as the single-channel DAC31x1 family.

7.2 Functional Block Diagrams




Figure 25. 14-Bit Interface Mode

Functional Block Diagrams (continued)




Figure 26. 7-Bit Interface Mode

7.3 Feature Description

7.3.1 Alarm Monitoring

The DAC3174 includes flexible alarm monitoring that can be used to alert a possible malfunction scenario. All alarm events can be accessed either through the SIP registers and through the ALARM pin. After an alarm is set, the corresponding alarm bit in register config5 must be reset through the serial interface in order to allow further testing. The set of alarms includes the following conditions:

- *Zero check alarm*
 - `Alarm_from_zerochk`: Occurs when the FIFO write pointer has an all zeros pattern. Because the write pointer is a shift register, all zeros cause the input point to be stuck until the next sync event. When this happens, a sync to the FIFO block is required.
- *FIFO alarms*
 - `alarm_from_fifo`: Occurs when there is a collision in the FIFO pointers or a collision event is close.
 - `alarm_fifo_2away`: Pointers are within two addresses of each other.
 - `alarm_fifo_1away`: Pointers are within one address of each other.
 - `alarm_fifo_collision`: Pointers are equal to each other.
- *Clock alarms*
 - `clock_gone`: Occurs when either the DACCLK or DATACLOCK have been stopped.
 - `alarm_dacclk_gone`: Occurs when the DACCLK has been stopped.
 - `alarm_dataclk_gone`: Occurs when the DATACLK has been stopped.
- *Pattern checker alarm*
 - `alarm_from_iotest`: Occurs when the input data pattern does not match the pattern key.

To prevent unexpected DAC outputs from propagating into the transmit channel chain, the DAC3174 includes a feature that disables the outputs when a catastrophic alarm occurs. The catastrophic alarms include FIFO pointer collision, the loss DACCLK, or the loss of DATACLK. When any of these alarms occur, the internal TXenable signal is driven low and causes a zeroing of the data going to the DAC in $< 10 T$, where $T = \text{DACCLK period}$. One caveat is that if both clocks stop, the circuit cannot determine clock loss, so no alarms are generated; therefore, no zeroing of output data occurs.

7.4 Device Functional Modes

7.4.1 Data Input Formats

Table 1 through Table 4 list the single and dual bus clock modes of the DAC3174.

Table 1. Single Bus Single Clock Mode

DIFFERENTIAL PAIR (P/N)	BITS	
	DATACLK RISING EDGE	DATACLK FALLING EDGE
D13	A13	B13
D12	A12	B12
D11	A11	B11
D10	A10	B10
D9	A9	B9
D8	A8	B8
D7	A7	B7
D6	A6	B6
D5	A5	B5
D4	A4	B4
D3	A3	B3
D2	A2	B2
D1	A1	B1
D0	A0	B0
SYNC	FIFO Write Reset	—

Table 2. Single Channel SDR Mode

DIFFERENTIAL PAIR (P/N)	BITS	
	DATACLK RISING EDGE	DATACLK FALLING EDGE
D13	A13	—
D12	A12	—
D11	A11	—
D10	A10	—
D9	A9	—
D8	A8	—
D7	A7	—
D6	A6	—
D5	A5	—
D4	A4	—
D3	A3	—
D2	A2	—
D1	A1	—
D0	A0	—
SYNC	FIFO Write Reset	—

Table 3. Dual Bus Single Clock Mode

DIFFERENTIAL PAIR (P/N)	DB_CLK RISING EDGE	DB_CLK FALLING EDGE
DA6	A13	A6
DA5	A12	A5
DA4	A11	A4
DA3	A10	A3
DA2	A9	A2
DA1	A8	A1
DA0	A7	A0
DB6	B13	B6
DB5	B12	B5
DB4	B11	B4
DB3	B10	B3
DB2	B9	B2
DB1	B8	B1
DB0	B7	B0
SYNC	FIFO Write Reset	—

Table 4. Dual Bus Dual Clock Mode

DIFFERENTIAL PAIR (P/N)	DA_CLK RISING EDGE	DA_CLK FALLING EDGE
DA6	A13	A6
DA5	A12	A5
DA4	A11	A4
DA3	A10	A3
DA2	A9	A2
DA1	A8	A1
DA0	A7	A0
—	DB_CLK RISING EDGE	DB_CLK FALLING EDGE
DB6	B13	B6
DB5	B12	B5
DB4	B11	B4
DB3	B10	B3
DB2	B9	B2
DB1	B8	B1
DB0	B7	B0

NOTE

When rev (config0, bit 11) is asserted, the MSB through the LSB of the input bits are reversed. When using the 14-bit interface, all 14 bits are reversed as one word; when using the 7-bit interface, each of the 7 bits are reversed.

7.4.2 Synchronization Modes

There are three modes of syncing included in the DAC3174:

- *NORMAL Dual Sync*—The SYNCx pin is used to align the input side of the FIFO (write pointers) with the A(0) sample. The ALIGNx pin is used to reset the output side of the FIFO (read pointers) to the offset value. Multiple chip alignment can be accomplished with this kind of syncing.
- *SYNC_ONLY*—In this mode, only the SYNCx pin is used to sync both the read and write pointers of the FIFO. There is an asynchronous handoff between the DATACLK and DACCLK when using this mode; therefore, it is impossible to accurately align multiple chips closer than 2T or 3T, where T = DACCLK period.
- *SIF_SYNC*— When neither SYNCx nor ALIGNx are used, a programmable synchronizing pulse is used to synchronize the design. However, the same issues for SYNC_ONLY mode apply. There is an asynchronous handoff between the serial clock domain and the two sides of the FIFO. Because of the asynchronous nature of SIF_SYNC method, it is impossible to align the sync with any sample at the input. SIF_SYNC mode is the only synchronization mode supported in dual-bus mode.

NOTE

When ALIGNP and ALIGNN are not used, TI recommends clearing alignrx_ena (config 1, bit 4), tying ALIGNP to DIGVDD18, and tying ALIGNN to ground. When SYNCP and SYNCN are not used, TI recommends clearing syncrx_ena (config 0, bit 3). Then, the unused SYNCP and SYNCN pins can be left open or tied to ground.

7.5 Programming

7.5.1 Initialization

The following startup sequence is recommended to power-up the DAC3174:

1. Set TXENABLE low to prevent spurious output while initializing the device.
2. Supply all 1.8-V voltages (VDDA18, DIGVDD18, CLKVDD18, and VFUSE) and all 3.3-V voltages (VDDA33, IOVDD, and PLLAVDD). Power IOVDD with a supply range of 1.8 V to 3.3 V. The 1.8-V and 3.3-V supplies can be powered up simultaneously, or in any order. There are no specific requirements on the ramp rate for the supplies.
3. Provide all LVPECL inputs: DACCLKP, DACCLKN, and the optional ALIGNP and ALIGNN. These inputs can also be provided after the SIF register programming.
4. Toggle the RESETB pin active low for a minimum pulse duration of 25 ns.
5. Program the SIF registers.
6. Make sure the FIFO pointers are properly initialized using one of the following methods:
 - (a) SYNCx and ALIGNx inputs
 - (b) SYNC-only input
 - (c) sif_sync programming with SYNC_only mode
7. Set TXENABLE high.

7.5.2 Serial Interface Description

The serial port of the DAC3174 is a flexible serial interface that communicates with industry-standard microprocessors and microcontrollers. The interface provides read or write access to all registers used to define the operating modes of DAC3174. The interface is compatible with most synchronous transfer formats and can be configured as a 3- or 4-pin interface by sif4_ena (register config0, bit 9). In both configurations, SCLK is the serial interface input clock, and SDENB is serial interface enable. For 3-pin configuration, SDIO is a bidirectional pin for both data in and data out. For 4-pin configuration, SDIO is data in only, and SDO is data out only. Data are input into the device with the rising edge of SCLK. Data are output from the device on the falling edge of SCLK.

Each read or write operation is framed by signal SDENB (serial data enable bar) asserted low. The first frame byte is the instruction cycle that identifies the following data transfer cycle as read or write, as well as the 7-bit address to be accessed. [Table 5](#) indicates the function of each bit in the instruction cycle, and is followed by a detailed description of each bit. The data transfer cycle consists of two bytes.

Table 5. Instruction Byte of the Serial Interface

	MSB							LSB
Bit	7	6	5	4	3	2	1	0
Description	R/W	A6	A5	A4	A3	A2	A1	A0

R/W Identifies the following data transfer cycle as a read or write operation. A high indicates a read operation from the DAC3174, and a low indicates a write operation to the DAC3174.

[A6:A0] Identifies the address of the register to be accessed during the read or write operation.

Figure 27 shows the serial interface timing diagram for a DAC3174 write operation. SCLK is the serial interface clock input to the DAC3174. Serial data enable SDENB is an active low input to the DAC3174. SDIO is serial data in. Input data to the DAC3174 is clocked on the rising edges of SCLK.




Figure 27. Serial Interface Write Timing Diagram

Figure 28 shows the serial interface timing diagram for a DAC3174 read operation. SCLK is the serial interface clock input to the DAC3174. Serial data enable SDENB is an active low input to the DAC3174. SDIO is serial data in during the instruction cycle. In 3-pin configuration, SDIO is data out from the DAC3174 during the data transfer cycle, while SDO is in a high-impedance state. In 4-pin configuration, both SDIO and SDO are data out from the DAC3174 during the data transfer cycle. At the end of the data transfer, SDIO and SDO output low on the final falling edge of SCLK until the rising edge of SDENB when they become high impedance.




Figure 28. Serial Interface Read Timing Diagram

7.6 Register Maps

Table 6 lists the register maps for the DAC3174.

In the SIF interface, there are three types of registers:

1. *NORMAL*

- The *NORMAL* register type allows data to be written and read from. All 16-bits of the data are registered at the same time. There is no synchronizing with an internal clock thus all register writes are asynchronous with respect to internal clocks. There are three subtypes of *NORMAL*:
 - *AUTOSYNC*: A *NORMAL* register that causes a sync to be generated after the write is finished. These are most commonly used in things like offsets and phaseadd, where there is a word or block setup that extends across multiple registers, and all of the registers required to be programmed before any take effect on the circuit. For example, the phaseadd is two registers long. There is no benefit to have the first write 16 of the 32 bits cause a change in the frequency, so the design allows all the registers to be written. When the last register write for this block is finished, an autosync is generated for the mixer to read all the new SIF values. This occurs on a mixer clock cycle so that no metastability errors occur.
 - *No RESET Value*: These are *NORMAL* registers, but for one reason or another, the reset value can not be ensured. The reason may be because the register has some read-only bits, or some internal logic partially controls the bit values. An example is the SIF_CONFIG6 register. The bits come from the temperature sensor and the fuses. Depending on which fuses are blown and what the die temperature is, the reset value is different.
 - *FUSE controlled*: While not a type of register, fuses can affect what is read as the default value. The default values shown in this data sheet are for when no fuses are blown.

2. *READ_ONLY*

- Registers that are internal wires ANDed with the address bus, and then connected to the SIF output data bus.

3. *WRITE_TO_CLEAR*:

- These registers are just like *NORMAL* registers with one exception: these registers can be written and read. However, when the internal logic asynchronously sets a bit high in one of these registers, that bit stays high until written to 0. In this way, interrupts are captured and stay constant until cleared by the user.

Table 6. Register Map

NAME	ADDR (HEX)	DEFAULT	BIT 15 (MSB)	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)		
config0	0x00	0x44FC	qmc_offset_ena	dual_ena	chipwidth (1:0)		rev	twos	sif4_ena	reserved	fifo_ena	alarm_out_ena	alarm_out_pol	alignrx_ena	syncrx_ena	lvdsdataclk_ena	reserved	synconly_ena		
config1	0x01	0x600E	iotest_ena	bsideclk_ena	fullword_interface_ena	64cnt_ena	dacclk_gone_ena	dataclkgone_ena	collision_ena	reserved	daca_compliment	dacb_compliment	sif_sync	sif_sync_ena	alarm_2away_ena	alarm_1away_ena	alarm_collision_ena	reserved		
config2	0x02	0x3FFF	reserved				lvdsdata_ena (13:0)													
config3	0x03	0x0000	datadya (2:0)			clkdyia (2:0)			datadyb (2:0)			clkdyib (2:0)			extref_ena	reserved		dual_ena		
config4	0x04	0x0000	reserved				iotest_results (13:0)													
config5	0x05	0x0000	alarm_from_zerohka	alarm_from_zerohkb	alarms_from_fifoa (2:0)			alarms_from_fifob (2:0)			alarm_dacclk_gone	alarm_dataclk_gone	clock_gone	alarm_from_iotesta	alarm_from_iotestb	reserved				
config6	0x06	0x0000	tempdata (7:0)							fuse_cntl (5:0)								reserved		
config7	0x07	0xFFFF	alarms_mask (15:0)																	
config8	0x08	0x4000	reserved					qmc_offseta (12:0)												
config9	0x09	0x8000	fifo_offset (2:0)					qmc_offsetb (12:0)												
config10	0x0A	0xF080	coarse_dac (3:0)				fuse_sleep	reserved	reserved	tsense_sleep	clkrecv_ena	sleepa	sleepb	reserved						
config11	0x0B	0x1111	reserved				reserved				reserved				reserved					
config12	0x0C	0x3A7A	reserved				iotest_pattern0 (13:0)													
config13	0x0D	0x36B6	reserved				iotest_pattern1 (13:0)													
config14	0x0E	0x2AEA	reserved				iotest_pattern2 (13:0)													
config15	0x0F	0x0545	reserved				iotest_pattern3 (13:0)													
config16	0x10	0x0585	reserved				iotest_pattern4 (13:0)													
config17	0x11	0x0949	reserved				iotest_pattern5 (13:0)													
config18	0x12	0x1515	reserved				iotest_pattern6 (13:0)													
config19	0x13	0x3ABA	reserved				iotest_pattern7 (13:0)													
config20	0x14	0x0000	sifdac_ena	reserved	sifdac (13:0)															
config21	0x15	0xFFFF	sleepcntl (15:0)																	
config22	0x16	0x0000	fa002_data(15:0)																	
config23	0x17	0x0000	fa002_data(31:16)																	
config24	0x18	0x0000	fa002_data(47:32)																	
config25	0x19	0x0000	fa002_data(63:48)																	
config127	0x7F	0x0049	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	titest_voh	titest_vol	vendorid (1:0)			versionid (2:0)				

7.6.1 config0 Register (address = 0x00) [reset = 0x44FC]
Figure 29. config0 Register

15	14	13	12	11	10	9	8
qmc_offset_ena	dual_ena	chipwidth1	chipwidth0	rev	twos	sif4_ena	reserved
R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
7	6	5	4	3	2	1	0
fifo_ena	alarm_out_ena	alarm_out_pol	alignrx_ena	syncrx_ena	lvdsdataclk_ena	reserved	synonly_ena
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 7. config0 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config0	0x00	15	qmc_offset_ena	Enable the offset function when asserted.	0
		14	dual_ena	Uses both DACs when asserted.	1 (FUSE controlled)
		13:12	chipwidth	Programmable bits for setting the input interface width: 00: all 14 bits are used 01: upper 12 bits are used 10: upper 10 bits are used 11: upper 10 bits are used.	00
		11	rev	Reverses the input bits. When using the 7-bit interface, this reverse each 7-bit input, however when using the 14-bit interface, all 14-bits are reversed as one word.	0
		10	twos	When asserted, this bit tells the chip to presume 2's complement data are arriving at the input. Otherwise offset binary is presumed.	1
		9	sif4_ena	When asserted the SIF interface becomes a 4-pin interface. This bit has a lower priority than the <i>dieid_ena</i> bit.	0
		8	reserved	Reserved	0
		7	fifo_ena	When asserted, the FIFO is absorbing the difference between INPUT clock and DAC clock. If it is not asserted then the FIFO buffering is bypassed but the reversing of bits and handling of offset binary input is still available. NOTE: When the FIFO is bypassed the DACCLK and DATACLK must be aligned or there may be timing errors; and, it is not recommended for actual application use.	1
		6	alarm_out_ena	When asserted the pin alarm becomes an output instead of a tri-state pin.	1
		5	alarm_out_pol	This bit changes the polarity of the ALARM signal (0 = negative logic, 1 = positive logic).	1
		4	alignrx_ena	When asserted the ALIGN pin receiver is powered up. NOTE: TI recommends clearing this bit when ALIGNP/N are not used (dual bus mode, and SYNC ONLY and SIF_SYNC modes in single bus mode).	1
		3	syncrx_ena	When asserted the SYNC pin receiver is powered up NOTE: TI recommends clearing this bit when SYNC P/N are not used (dual bus mode, and SIF_SYNC mode in single bus mode).	1
		2	lvdsdataclk_ena	When asserted the DATACLK pin receiver is powered up.	1
1	reserved	Reserved	0		
0	synonly_ena	When asserted the chip is put into the SYNC ONLY mode where the SYNC ONLY pin is used as the sync input for both the front and back of the FIFO.	0		

7.6.2 config 1 Register (address = 0x01) [reset = 0x600E]

Figure 30. config1 Register

15		14		13		12		11		10		9		8	
iotest_ena		bsideclk_ena		fullwordinterface_ena		64cnt_ena		dacclkgone_ena		dataclkgone_ena		collision_ena		reserved	
R/W-0		R/W-1		R/W-1		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0	
7		6		5		4		3		2		1		0	
daca_compliment		dacb_compliment		sif_sync		sif_sync_ena		alarm_2away_ena		alarm_1away_ena		alarm_collision_ena		reserved	
R/W-0		R/W-0		R/W-0		R/W-0		R/W-1		R/W-1		R/W-1		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8. config1 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config1	0x01	15	iotest_ena	Turns on the io-testing circuitry when asserted. This is the circuitry that compares an 8-sample input pattern to SIF programmed registers to make sure the data coming into the chip meets setup and hold requirements. If this bit is a 0 then the clock to this circuitry is turned off for power savings. NOTE: Sample 0 must be aligned with the rising edge of SYNC.	0
		14	bsideclk_ena	When asserted the input clock for the B side datapath is enabled. Otherwise the IOTEST and the FIFO on the B-side of the design does not get a clock.	1
		13	fullwordinterface_ena	When asserted the input interface is changed to use the full 14-bits for each word, instead of dual, 7-bit buses for two half-words.	1
		12	64cnt_ena	This enables the resetting of the alarms after 64 good samples with the goal of removing unnecessary errors. For instance on a lab board, when checking the setup and hold through IOTEST, there may initially be errors, but once the test is up and running everything works. Setting this bit removes the requirement for a SIF write to clear the alarm register.	0
		11	dacclkgone_ena	This allows the DACCLK gone signal from the clock monitor to be used to shut the output off.	0
		10	dataclkgone_ena	This allows the DATACLK gone signal from the clock monitor to be used to shut the output off.	0
		9	collision_ena	This allows the collision alarm from the FIFO to shut the output off.	0
		8	reserved	Reserved	0
		7	daca_compliment	When asserted the output to the DACA is complimented. This allows the user of the chip to effectively change the + and – designations of the DAC output pins.	0
		6	dacb_compliment	When asserted the output to the DACB is complimented. This allows the user of the chip to effectively change the + and – designations of the DAC output pins.	0
		5	sif_sync	This is the SIF_SYNC signal. Whatever is programmed into this bit is used as the chip sync when SIF_SYNC mode is enabled. Design is sensitive to rising edges so programming from 0 → 1 is when the sync pulse is generated. 1 → 0 has no effect.	0
		4	sif_sync_ena	When asserted enable SIF_SYNC mode.	0
		3	alarm_2away_ena	When asserted, alarms from the FIFO that represent the pointers being 2 away are enabled.	1
		2	alarm_1away_ena	When asserted, alarms from the FIFO that represent the pointers being 1 away are enabled.	1
		1	alarm_collision_ena	When asserted, the collision of FIFO pointers causes an alarm to be generated.	1
0	reserved	Reserved	0		

7.6.3 config2 Register (address = 0x02) [reset = 0x3FFF]

Figure 31. config 2 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved		lvdsdata_ena													
R-0	R-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 9. config2 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config2	0x02	15	reserved	Reserved	0
		14	reserved	Reserved	0
		13:0	lvdsdata_ena	These 14 bits are individual enables for the 14 input pin receivers: bits(13:7) turn on Da(6:0), where as bits(6:0) enable Db(6:0).	0x3FFF

7.6.4 config3 Register (address = 0x03) [reset = 0x0000]

Figure 32. config3 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
datadlya			clkdlya			datadlyb			clkdlyb			extref_ena	reserved		dual_clock_ena
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R/W-0
15		14		13		12		11		10		9		8	
datadlya			clkdlya			datadlyb			clkdlyb			extref_ena		dual_clock_ena	
R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R-0		R/W-0	
7		6		5		4		3		2		1		0	
datadlyb		clkdlyb			extref_ena			reserved			dual_clock_ena				
R/W-0		R/W-0		R/W-0		R/W-0		R/W-0		R-0		R-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 10. config3 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config3	0x03	15:13	datadlya	Controls the delay of the D[13:7]P/N inputs through the LVDS receivers for single bus mode; controls the delay of the DA[6:0]P/N inputs through the LVDS receivers for dual bus mode. 0 = no additional delay and each LSB adds a nominal 80 ps.	000
		12:10	clkdlya	Controls the delay of the SYNCP/N inputs through the LVDS receivers for single bus mode; controls the delay of the DA_CLKP/N inputs through the LVDS receivers for dual bus mode. 0 = no additional delay and each LSB adds a nominal 80 ps.	000
		9:7	datadlyb	Controls the delay of the D[6:0]P/N inputs through the LVDS receivers for single bus mode; controls the delay of the DB[6:0]P/N inputs through the LVDS receivers for dual bus mode. 0 = no additional delay and each LSB adds a nominal 80 ps.	000
		6:4	clkdlyb	Controls the delay of the DATACLKP/N inputs through the LVDS receivers for single bus mode; controls the delay of the DB_CLKP/N inputs through the LVDS receivers for dual bus mode. 0 = no additional delay and each LSB adds a nominal 80 ps.	000
		3	extref_ena	Enables external reference for the DAC when set.	0
		2:1	reserved	Reserved	00
		0	dual_clock_ena	When asserted it tells the LVDS input circuit that there are two individual data clocks. NOTE: Must be in SIF_SYNC mode.	0

7.6.5 config4 Register (address = 0x04) [reset = 0x0000]
Figure 33. config4 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved		iotest_results													
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 11. config4 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config4 (WRITE TO CLEAR/No RESET Value)	0x04	15:14	reserved	Reserved	00
		13:0	iotest_results	The values of these bits tell which bit in the input word failed during the io-test pattern comparison. [13:7] match up with the 7 bits from port A and [6:0] match up with bits from port B.	0x0000

7.6.6 config5 Register (address = 0x05) [reset = 0x0000]
Figure 34. config5 Register

15	14	13	12	11	10	9	8
alarm_from_zerockka	alarm_from_zerockkb	alarms_from_fifo_a			alarms_from_fifo_b		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
alarm_dacclk_gone	alarm_dataclk_gone	clock_gone	alarm_from_iotesta	alarm_from_iotestb	reserved		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 12. config5 Register

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config5 (WRITE TO CLEAR)	0x05	15	alarm_from_zerockka	When this bit is asserted the FIFO A write pointer has an all zeros pattern in it. Because this pointer is a shift register, all zeros cause the input point to be stuck until the next sync. The result could be a repeated 8T pattern at the output if the mixer is off and no syncs occur. Check for this error tells the user that another sync is necessary to restart the FIFO write pointer.	0
		14	alarm_from_zerockkb	When this bit is asserted the FIFO B write pointer has an all zeros pattern in it. Because this pointer is a shift register, all zeros cause the input point to be stuck until the next sync. The result could be a repeated 8T pattern at the output if the mixer is off and no syncs occur. Check for this error tells the user that another sync is necessary to restart the FIFO write pointer.	0
		13:11	alarms_from_fifo_a	These bits report the FIFO A pointer status: 000: all fine, 001: pointers are 2 away, 01x: pointers are 1 away, 1xx: FIFO pointer collision.	000
		10:8	alarms_from_fifo_b	These bits report the FIFO B pointer status: 000: all fine 001: pointers are 2 away 01x: pointers are 1 away 1xx: FIFO pointer collision	0
		7	alarm_dacclk_gone	Bit gets asserted when the DACCLK has been stopped long for enough cycles to be caught. The number of cycles varies with interpolation.	0
		6	alarm_dataclk_gone	Bit gets asserted when the DATACLK has been stopped long for enough cycles to be caught. The number of cycles varies with interpolation.	0
		5	clock_gone	This bit gets set when either alarm_dacclk_gone or alarm_dataclk_gone are asserted. It controls the output of the CDRV_SER block. When high, the CDRV_SER block outputs 0x8000 for each output connected to a DAC. The bit must be written to 0 for CDRV_SER outputs to resume normal operation.	0
		4	alarm_from_iotesta	This is asserted when the input data pattern does not match the pattern in the iotest_pattern registers.	0
		3	alarm_from_iotestb	This is asserted when the input data pattern does not match the pattern in the iotest_pattern registers.	0
		2	reserved	Reserved	0
		1	reserved	Reserved	0
0	reserved	Reserved	0		

7.6.7 config6 Register (address = 0x06) [reset = 0x0000]
Figure 35. config6 Register

15	14	13	12	11	10	9	8
tempdata							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
fuse_cntl						reserved	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 13. config6 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config6 (No RESET value)	0x06	15:8	tempdata	This the output from the chip temperature sensor. NOTE: When reading these bits, the SIF interface must be extremely slow (1-MHz range).	0x00
		7:2	fuse_cntl	These are the values of the blown fuses and are used to determine the available functionality in the chip. NOTE: These bits are READ_ONLY and allow the user to check what features have been disabled in the device: bit5 = 1: forces full word interface bit4 = 1: reserved bit3 = 1: reserved bit2 = 1: forces single DAC mode. NOTE: This does not force the channel B in sleep mode. To do so, the user is required to program the sleepb SPI bit (config10, bit 5) to 1 bit1 = 0: Forces a different bits size; 00 = 14-bit 01 = 12-bit 10 = 10-bit 11 = 10-bit	0x00
		1	reserved	Reserved	0
		0	reserved	Reserved	0

DAC3174

ZHCSB25B – APRIL 2013 – REVISED JANUARY 2017

www.ti.com.cn
7.6.8 config7 Register (address = 0x07) [reset = 0xFFFF]
Figure 36. config7 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
alarms_mask															
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 14. config7 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config7	0x07	15:0	alarms_mask	Each bit is used to mask an alarm. Assertion masks the alarm: bit15 = alarm_mask_zerochka bit14 = alarm_mask_zerochkb bit13 = alarm_mask_fifo_collision bit12 = alarm_mask_fifo_1away bit11 = alarm_mask_fifo_2away bit10 = alarm_mask_fifob_collision bit9 = alarm_mask_fifob_1away bit8 = alarm_mask_fifob_2away bit7 = alarm_mask_dacclk_gone bit6 = alarm_mask_dataclk_gone bit5 = masks the signal which turns off the DAC output when a clock or collision occurs (this bit has no effect on the PAD_ALARM output), bit4 = alarm_mask_iotesta bit3 = alarm_mask_iotestb bit2 = reserved bit1 = reserved bit0 = reserved	0xFFFF

7.6.9 config8 Register (address = 0x08) [reset = 0x4000]
Figure 37. config8 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved			qmc_offseta												
R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 15. config8 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config8	0x08	15:13	reserved	Reserved	010
		12:0	qmc_offseta	The DAC A offset correction. The offset is measured in DAC LSBs.	0x0000

7.6.10 config9 Register (address = 0x09) [reset = 0x8000]
Figure 38. config9 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
fifo_offset				qmc_offsetb											
R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 16. config9 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config9 (AUTO SYNC)	0x09	15:13	fifo_offset	This is the starting point for the READ_POINTER in the FIFO block. The READ_POINTER is set to this location when a sync occurs on the DACCLK side of the FIFO.	100
		12:0	qmc_offsetb	The DAC B offset correction. The offset is measured in DAC LSBs. NOTE: Writing this register causes an autosync to be generated in the QMOFFSET block.	0x0000

7.6.11 config10 Register (address = 0x0A) [reset = 0xF080]
Figure 39. config10 Register

15	14	13	12	11	10	9	8
coarse_dac				fuse_sleep	reserved	reserved	tsense_sleep
R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3	2	1	0
clkrecv_ena	sleepa	sleepb	reserved				
R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 17. config10 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config10	0x0A	15:12	coarse_dac	Scales the output current in 16 equal steps. $\frac{V_{refO}}{R_{bias}} \times (\text{mem_coarse_daca} + 1)$	1111
		11	fuse_sleep	Put the fuses to sleep when set high.	0
		10	reserved	Reserved	0
		9	reserved	Reserved	0
		8	tsense_sleep	When asserted the temperature sensor is put to sleep.	0
		7	clkrecv_ena	Turn on the DAC CLOCK receiver block when asserted.	1
		6	sleepa	When asserted DACA is put to sleep.	0
		5	sleepb	When asserted DACB is put to sleep. NOTE: This bit is required to be programmed to 1 for single DAC mode.	0
4:0	reserved	Reserved	00000		

7.6.12 config11 Register (address = 0x0B) [reset = 0x1111]
Figure 40. config11 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved				reserved				reserved				reserved			
R-0	R-0	R-0	R-1	R-0	R-0	R-0	R-1	R-0	R-0	R-0	R-1	R-0	R-0	R-0	R-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 18. config11 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config11	0x0B	15:12	reserved	Reserved	0001
		11:8	reserved	Reserved	0001
		7:4	reserved	Reserved	0001
		3:0	reserved	Reserved	0001

7.6.13 config12 Register (address = 0x0C) [reset = 0x3A7A]
Figure 41. config12 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved			iotest_pattern0												
R-0	R-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19. config12 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config12	0x0C	15:14	reserved	Reserved	00
		13:0	iotest_pattern0	This is dataword0 in the IO test pattern. It is used with the seven other words to test the input data. NOTE: This word must be aligned with the rising edge of SYNC when testing the IO interface.	0x3A7A

7.6.14 config13 Register (address = 0x0D) [reset = 0x36B6]
Figure 42. config13 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved			iotest_pattern1												
R-0	R-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 20. config13 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config13	0x0D	15:14	reserved	Reserved	00
		13:0	iotest_pattern1	This is dataword1 in the IO test pattern. It is used with the seven other words to test the input data.	0x36B6

7.6.15 config14 Register (address = 0x0E) [reset = 0x2AEA]
Figure 43. config14 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved		iotest_pattern2													
R-0	R-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 21. config14 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config14	0x0E	15:14	reserved	Reserved	00
		13:0	iotest_pattern2	This is dataword2 in the IO test pattern. It is used with the seven other words to test the input data.	0x2AEA

7.6.16 config15 Register (address = 0x0F) [reset = 0x0545]
Figure 44. config15 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved		iotest_pattern3													
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 22. config15 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config15	0x0F	15:14	reserved	Reserved	00
		13:0	iotest_pattern3	This is dataword3 in the IO test pattern. It is used with the seven other words to test the input data.	0x0545

7.6.17 config16 Register (address = 0x10) [reset = 0x0585]
Figure 45. config16 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved		iotest_pattern4													
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 23. config16 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config16	0x10	15:14	reserved	Reserved	00
		13:0	iotest_pattern4	This is dataword4 in the IO test pattern. It is used with the seven other words to test the input data.	0x0585

7.6.18 config17 Register (address = 0x11) [reset = 0x0949]
Figure 46. config17 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved		iotest_pattern5													
R-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 24. config17 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config17	0x11	15:14	reserved	Reserved	00
		13:0	iotest_pattern5	This is dataword5 in the IO test pattern. It is used with the seven other words to test the input data.	0x0949

7.6.19 config18 Register (address = 0x12) [reset = 0x1515]
Figure 47. config18 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved		iotest_pattern6													
R-0	R-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 25. config18 Register Field Description

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config18	0x12	15:14	reserved	Reserved	00
		13:0	iotest_pattern6	This is dataword6 in the IO test pattern. It is used with the seven other words to test the input data.	0x1515

7.6.20 config19 Register (address = 0x13) [reset = 0x3ABA]
Figure 48. config19 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved		iotest_pattern7													
R-0	R-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 26. config19 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config19	0x13	15:14	reserved	Reserved	00
		13:0	iotest_pattern7	This is dataword7 in the IO test pattern. It is used with the seven other words to test the input data.	0x3ABA

7.6.21 config20 Register (address = 0x14) [reset = 0x0000]
Figure 49. config20 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
sifdac_ena		reserved		sifdac											
R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 27. config20 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config20	0x14	15	sifdac_ena	When asserted the DAC output is set to the value in sifdac. This can be used for trim setting and other static tests.	0
		14	reserved	Reserved	0
		13:0	sifdac	This is the value that is sent to the DACs when sifdac_ena is asserted.	0x0000

7.6.22 config21 Register (address = 0x15) [reset = 0xFFFF]
Figure 50. config21 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
sleepcntl															
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 28. config21 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config21	0x15	15:0	sleepcntl	This controls what blocks is sent a SLEEP signal when the PAD_SLEEP pin is asserted. Programming a 1 in a bit passes the SLEEP signal to the appropriate block: bit15 = DAC A bit14 = DAC B bit13 = FUSE sleep bit12 = temperature sensor bit11 = clock receiver bit10 = LVDS DATA receivers bit9 = LVDS SYNC receiver bit8 = PECL ALIGN receiver bit7 = LVDS DATACLK receiver bit6 = reserved bit5 = reserved bit4 = reserved bit3 = reserved bit2 = reserved bit1 = reserved bit0 = reserved	0xFFFF

7.6.23 config22 Register (address = 0x16) [reset = N/A]

Figure 51. config22 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
fa002_data(15:0)															
N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 29. config22 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config22 (READ ONLY)	0x16	15:0	fa002_data(15:0)	Lower 16 bits of the DIE ID word	N/A

7.6.24 config23 Register (address = 0x17) [reset = N/A]

Figure 52. config23 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
fa002_data(31:16)															
N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 30. config23 Register Field Description

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config23 (READ ONLY)	0x17	15:0	fa002_data(31:16)	Lower-middle 16 bits of the DIE ID word	N/A

7.6.25 config24 Register (address = 0x18) [reset = N/A]

Figure 53. config24 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
fa002_data(47:32)															
N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 31. config24 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config24 (READ ONLY)	0x18	15:0	fa002_data(47:32)	Upper-middle 16 bits of the DIE ID word	N/A

7.6.26 config25 Register (address = 0x19) [reset = N/A]
Figure 54. config25 Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
fa002_data(63:48)															
N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 32. config25 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config25 (READ ONLY)	0x19	15:0	fa002_data(63:48)	Upper 16 bits of the DIE ID word	N/A

7.6.27 config127 Register (address = 0x7F) [reset = 0x0045]
Figure 55. config127 Register

15	14	13	12	11	10	9	8
reserved		reserved		reserved		reserved	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7	6	5	4	3	2	1	0
reserved	titest_voh	titest_vol	vendorid		versionid		
R-0	R-1	R-0	R-0	R-1	R-0	R-0	R-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 33. config127 Register Field Descriptions

REG NAME	ADDR (HEX)	BIT	NAME	FUNCTION	DEFAULT VALUE
config127 (READ ONLY and no RESET value)	0x7F	15:14	reserved	Reserved	00
		13:12	reserved	Reserved	00
		11:10	reserved	Reserved	00
		9:8	reserved	Reserved	00
		7	reserved	Reserved	0
		6	titest_voh	A fixed 1 that can be used to test the V _{OH} at the SIF output	1
		5	titest_vol	A fixed 0 that can be used to test the V _{OL} at the SIF output	0
		4:3	vendorid	Fixed at 01	01
2:0	versionid	Chip version	001		

8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DAC3174 is a single-channel, 14-bit, 500-MSPS DAC with a flexible input interface (full SDR, 14-bit interface; or DDR, 7-bit interface). DAC3174 supports independent input data clock and output DAC clock, and the FIFO can be used to absorb the timing difference of two clock domains. The DAC3174 can be widely used in many applications, such as real-IF transmitter for wireless infrastructure, arbitrary waveform generator, radar, cable head-end equipment, and so on.

8.2 Typical Application

Figure 56 below shows an example block diagram of the DAC3174 used as a real IF transmitter to generate a modulated communication signal.



Copyright © 2017, Texas Instruments Incorporated

Figure 56. Real IF Transmitter


8.2.1 Design Requirements

A single-carrier, WCDMA-modulated waveform of 5-MHz bandwidth must be created. The WCDMA signal is modulated up to a 900-MHz carrier using a real mixer. A real mixer creates two images of the signal about the carrier frequency and some bleed-through of the local oscillator (LO); therefore, a band-pass filter is used to filter out the undesired signal image and the local oscillator.

Typical Application (continued)

8.2.2 Detailed Design Procedure

The data pattern file that represents the desired 5-MHz, single-carrier, WCDMA signal is created with a pattern generation. Figure 56 shows the DAC3174 being clocked by an FPGA. The data pattern file is generated with the 5-MHz, WCDMA signal centered at an intermediate frequency of 100 MHz, and a local oscillator of 800 MHz is used to upconvert the modulated signal to 900 MHz. The real mixer creates an image of the desired signal centered about 700 MHz, and there is also a LO feedthrough spur present at 800 MHz. Figure 57 illustrates a band-pass filter following the mixer that is required to remove the lower image of the signal and the LO feedthrough spur.



Copyright © 2017, Texas Instruments Incorporated

Figure 57. Signal Spectrum in a Real IF Transmitter

The choice of the intermediate frequency has an impact on the design of the 900-MHz bandpass filter. The band-pass filter passes the WCDMA signal image that is centered at 900 MHz, but provides significant attenuation of the local oscillator feedthrough and the signal image. The distance between the signal and the image is equal to twice the intermediate frequency. If the intermediate frequency is too low, the image gets too close to the signal; therefore, a higher-order band-pass filter with steep rolloff is required. If the intermediate frequency is too high, the image is further away from the signal, but the signal is too far out towards the end of the Nyquist zone, and the $\sin x/x$ distortion becomes an issue. Centering the DAC output signal at an intermediate frequency of 100 MHz is a good, balanced choice in this example, and makes the design of the band-pass filter reasonably easy.

The DAC3174 does not have an interpolation option, so the data rate for the sample data are the same rate as the sample rate to the DAC3174. In this case, choose a sample rate of 500 MSPS (a commonly used telecommunications sample rate), so that the sample data rate into the DAC3174 is also 500 MSPS.

Typical Application (continued)

8.2.3 Application Curve

Figure 58 shows the DAC output ACPR of a single-carrier, WCDMA-modulated signal centered at an intermediate frequency of 100 MHz.




Figure 58. Single-Carrier, WCDMA Signal ACPR at 100 MHz

9 Power Supply Recommendations

The DAC3174 uses as many as three different power-supply voltages. Some of the DAC power supplies are noise sensitive. Table 34 is a summary of the various power supplies of the DAC. See the evaluation module schematics for an example power-supply implementation. Take care to keep clean power supply routing away from noisy digital supplies. Avoid placing digital supplies and clean supplies on adjacent board layers and use a ground layer between noisy and clean supplies, if possible. All supplies pins must be decoupled as close to the pins as possible using small value capacitors, with larger bulk capacitors placed further away.

Table 34. DAC Power Supplies

POWER SUPPLY	VOLTAGE	NOISE SENSITIVE	RECOMMENDATION
IOVDD	1.8 V to 3.3 V	No	Digital supply (keep separate from noise-sensitive supplies)
CLKVDD18	1.8 V	Yes	Provide clean voltage and avoid spurious noise
DIGVDD18	1.8 V	No	Digital supply (keep separate from noise-sensitive supplies)
VDDA18	1.8 V	Yes	Provide clean voltage and avoid spurious noise
VDDDA33	3.3 V	Yes	Provide clean voltage and avoid spurious noise
VFUSE	1.8 V	No	Digital supply, connect to DIGVDD18

10 Layout

10.1 Layout Guidelines

- DAC output termination resistors must be placed as close to the output pins as possible to provide a dc path to ground and set the source impedance.
- Route the LVDS data signals as impedance-controlled, tightly-coupled, matched-length differential traces.
- Maintain a solid ground plane under the LVDS signals without any ground plane splits.
- Place a thermal ground pad under the device with an adequate number of vias to the ground planes of the board.

10.2 Layout Example




Figure 59. DAC3174 Layout Example

11 器件和文档支持

11.1 器件支持

11.1.1 器件命名规则

邻载波泄漏比 (ACLR): 定义为相邻两通道的测量功率之比 (以相对于载波的分贝数 (dBc) 为单位)。

模拟和数字电源抑制比 (APSSR 和 DPSSR): 定义为 IOOUT 变化量与相对于 IOOUT 电流理想值标准化的电源电压变化量之比的百分比误差。

差分非线性 (DNL): 定义为数字输入编码变化 1 LSB (理想值) 时对应的模拟输出变化。

增益漂移: 定义为环境温度 (25°C) 下的增益值与整个工作温度范围内的增益值之间的最大变化量 (以 ppm/°C 为单位, 相对于满量程范围 (FSR))。

增益误差: 定义为测得的满量程输出电流与理想的满量程输出电流之比的百分比误差 (FSR%)。

积分非线性 (INL): 定义为实际模拟输出与理想输出的最大偏差, 取决于在零与满量程刻度之间绘制的直线。

互调失真 (IMD3): 双频 IMD3 定义为三阶互调失真与任一基频输出之比 (以 dBc 为单位)。

偏移漂移: 定义为环境温度 (25°C) 下的直流偏移值与整个工作温度范围内的直流偏移值之间的最大变化量 (以 ppm/°C 为单位, 相对于满量程范围 (FSR))。

偏移误差: 定义为测得的中档输出电流与理想的中档输出电流之比的百分比误差 (FSR%)。

输出合规范范围: 定义为电流输出 DAC 的输出端允许的最低电压和最高电压。超出此限制范围可能导致器件可靠性降低, 或者对失真性能产生不利影响。

基准电压漂移: 定义为环境温度 (25°C) 下的基准电压值与整个工作温度环境范围内的基准电压值之间的最大变化量 (以 ppm/°C 为单位)。

无杂散动态范围 (SFDR): 定义为输出信号的峰值与峰值杂散信号之差 (以 dBc 为单位)。

信噪比 (SNR): 定义为基频输出信号的 RMS 值与奈奎斯特频率下其他所有频谱分量 (包括噪声, 但不包括前六个谐波和直流分量) 总和的 RMS 值之比。

11.2 接收文档更新通知

如需接收文档更新通知, 请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的 **提醒我 (Alert me)** 注册后, 即可每周定期收到已更改的产品信息。有关更改的详细信息, 请查阅已修订文档中包含的修订历史记录。

11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC3174IRGCR	ACTIVE	VQFN	RGC	64	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC3174I	Samples
DAC3174IRGCT	ACTIVE	VQFN	RGC	64	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC3174I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC3174IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
DAC3174IRGCT	VQFN	RGC	64	250	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC3174IRGCR	VQFN	RGC	64	2000	336.6	336.6	28.6
DAC3174IRGCT	VQFN	RGC	64	250	367.0	367.0	38.0


GENERIC PACKAGE VIEW

RGC 64

VQFN - 1 mm max height

9 x 9, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4224597/A

EXAMPLE BOARD LAYOUT

RGC0064H

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4219011/A 05/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGC0064H

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 MM THICK STENCIL
 SCALE: 10X

EXPOSED PAD 65
 61% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219011/A 05/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司