

CSD95495QVM 同步降压 NexFET™ 智能功率级

1 特性

- 具有 50A 的持续工作电流能力
- 电流为 25A 时，系统效率大于 93.5%
- 工作频率高（高达 1.25MHz）
- 二极管仿真功能
- 温度补偿双向电流检测
- 模拟温度输出
- 故障监控
- 3.3V 和 5V 脉宽调制 (PWM) 信号兼容
- 三态 PWM 输入
- 集成自举开关
- 用于击穿保护的经优化死区时间
- 高密度 4mm × 5mm VSON 封装
- 超低电感封装
- 系统已优化的 PCB 封装
- 符合 RoHS 环保标准 – 无铅引脚镀层
- 无卤素


2 应用

- 多相位同步降压转换器
 - 高频 应用
 - 高电流、低占空比 应用
- 负载点 (POL) 直流/直流转换器
- 内存和图形卡
- 台式机和服务器的 VR12.x/VR13.x VRM 同步降压转换器

3 说明

CSD95495QVM NexFET™ 功率器件是经过高度优化的设计，用于高功率、高密度场合的同步降压转换器。这款产品集成了驱动器 IC 和功率 MOSFET 来完善功率级开关功能。该组合器件具有高电流、高效率以及高速开关功能，采用 4mm × 5mm 小外形尺寸封装。它还集成了准确电流感测和温度感测功能，以简化系统设计并提高准确度。此外，PCB 封装已经过优化，可帮助减少设计时间并简化总体系统设计。

应用图表




Copyright © 2016, Texas Instruments Incorporated

器件信息(1)

器件	包装介质	数量	封装	发货
CSD95495QVM	13 英寸卷带	2500	VSON 4.00mm × 5.00mm 封装	卷带 封装
CSD95495QVMT	7 英寸卷带	250		

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

典型功率级效率与功率损耗




目录

1	特性	1	8	器件和文档支持	6
2	应用	1	8.1	接收文档更新通知	6
3	说明	1	8.2	社区资源	6
4	Revision History	2	8.3	商标	6
5	Pin Configuration and Functions	3	8.4	静电放电警告	6
6	Specifications	4	8.5	Glossary	6
6.1	Absolute Maximum Ratings	4	9	机械、封装和可订购信息	7
6.2	ESD Ratings	4	9.1	机械制图	7
6.3	Recommended Operating Conditions	4	9.2	推荐 PCB 焊盘图案	8
7	Application Schematic	5	9.3	建议模版开孔	9

4 Revision History

Changes from Original (June 2017) to Revision A	Page
• 更正了特性 部分和器件信息 表中的封装类型	1

5 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NAME	NO.	
REFIN	1	External reference voltage input for current sensing amplifier.
IOUT	2	Output of current sensing amplifier. $V(IOUT) - V(REFIN)$ is proportional to the phase current.
LSET	3	A resistor from this pin to PGND pin sets the inductor value for the internal current sensing circuitry.
VDD	4	Supply voltage for gate drivers and internal circuitry.
VOS	5	Output voltage sensing pin for the internal current sensing circuitry.
SW	6-9	Phase node connecting the HS MOSFET source and LS MOSFET drain – pin connection to the output inductor.
VIN	10-13	Input voltage pin. Connect input capacitors close to this pin.
BOOTR	14	Return path for HS gate driver. It is connected to VSW internally.
BOOT	15	Bootstrap capacitor connection. Connect a minimum 0.1- μ F, 16-V, X5R ceramic cap from BOOT to BOOTR pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated.
PWM	16	Tri-state input from external controller. Logic low sets control FET gate low and sync FET gate high. Logic high sets control FET gate high and sync FET gate low. Both MOSFET gates are set low if PWM stays in Hi-Z for greater than the tri-state shutdown holdoff time (t_{3HT}).
EN/FCCM	17	This dual function pin either enables the diode emulation function or can be used as a simple enable for the device. When this pin is driven into the tri-state window and held there for more than the tri-state holdoff time, Diode Emulation Mode is enabled for sync FET. When the pin is high, device operates in Forced Continuous Conduction Mode. When the pin is low, both FETs are held off. An internal resistor pulls this pin low if left floating.
TAO/FAULT	18	Temperature Amplifier Output. Reports a voltage proportional to the IC temperature. An ORing diode is integrated in the IC. When used in multiphase application, a single wire can be used to connect the TAO pins of all the ICs. Only the highest temperature will be reported. TAO will be pulled up to 3.3 V if thermal shutdown, LSOC, or HSS detection circuit is tripped.
PGND	19	Power ground.

6 Specifications

6.1 Absolute Maximum Ratings

 $T_A = 25^\circ\text{C}$ (unless otherwise stated)⁽¹⁾

	MIN	MAX	UNIT
V_{IN} to P_{GND}	–0.3	20	V
V_{IN} to V_{SW}	–0.3	20	V
V_{IN} to V_{SW} (10 ns)		23	V
V_{SW} to P_{GND}	–0.3	20	V
V_{SW} to P_{GND} (10 ns)	–7	23	V
V_{DD} to P_{GND}	–0.3	7	V
EN/FCCM, TAO/FLT, LSET to P_{GND} ⁽²⁾	–0.3	$V_{DD} + 0.3$	V
IOUT, VOS, PWM to P_{GND}	–0.3	7	V
REFIN	–0.3	3.6	V
BOOT to BOOTR ⁽²⁾	–0.3	$V_{DD} + 0.3$	V
BOOT to P_{GND}	–0.3	30	V
T_J Operating junction temperature	–55	150	°C
T_{stg} Storage temperature	–55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Should not exceed 7 V.

6.2 ESD Ratings

	VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	±2000	V
Human-body model (HBM)	±500	
Charged-device model (CDM)		


6.3 Recommended Operating Conditions

 $T_A = 25^\circ\text{C}$ (unless otherwise stated)

			MIN	MAX	UNIT
V _{DD}	Driver supply voltage		4.5	5.5	V
V _{IN}	Input supply voltage ⁽¹⁾		4.5	16	V
V _{OUT}	Output voltage			5.5	V
PWM	PWM to P _{GND}			V _{DD}	V
I _{OUT}	Continuous output current	V _{IN} = 12 V, V _{DD} = 5 V, V _{OUT} = 1.2 V, f _{SW} = 500 kHz ⁽²⁾		50	A
I _{OUT-PK}	Peak output current ⁽³⁾			75	A
f _{SW}	Switching frequency	C _{BST} = 0.1 μF (min), V _{OUT} = 2.5 V (max)		1250	kHz
	On-time duty cycle	f _{SW} = 1 MHz		85%	
	Minimum PWM on-time		20		ns
	Operating junction temperature		−40	125	°C

- (1) Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the *Absolute Maximum Ratings*.
- (2) Measurement made with six 10- μF (TDK C3216X7R1C106KT or equivalent) ceramic capacitors across V_{IN} to P_{GND} pins.
- (3) System conditions as defined in Note 2. Peak output current is applied for $t_p = 50\text{ }\mu\text{s}$.

7 Application Schematic



Copyright © 2016, Texas Instruments Incorporated

Figure 1. Application Schematic

Note: The schematic in [Figure 1](#) is a conceptual drawing only. Actual designs may require additional components not shown.

8 器件和文档支持

8.1 接收文档更新通知

要接收文档更新通知，请导航至TI.com 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。

8.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区**。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

8.3 商标

NexFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

8.4 静电放电警告




这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

8.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

9.3 建议模版开孔



1. 所有线性尺寸的单位均为毫米。括号中的任何尺寸仅供参考。尺寸和公差值符合 ASME Y14.5M 标准。
2. 本图如有变更，恕不另行通知。
3. 具有漏斗形壁和圆角的激光切割孔可提供更佳的锡膏脱离。IPC-7525 可能提供替代设计建议。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD95495QVM	NRND	Production	VSON-CLIP (DMH) 18	2500 LARGE T&R	ROHS Exempt	NIPDAU SN	Level-2-260C-1 YEAR	-55 to 150	95495QM
CSD95495QVMT	NRND	Production	VSON-CLIP (DMH) 18	250 SMALL T&R	ROHS Exempt	NIPDAU SN	Level-2-260C-1 YEAR	-55 to 150	95495QM

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD95495QVM	VSON-CLIP	DMH	18	2500	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
CSD95495QVMT	VSON-CLIP	DMH	18	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
CSD95495QVMT	VSON-CLIP	DMH	18	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD95495QVM	VSON-CLIP	DMH	18	2500	346.0	346.0	33.0
CSD95495QVMT	VSON-CLIP	DMH	18	250	213.0	191.0	35.0
CSD95495QVMT	VSON-CLIP	DMH	18	250	210.0	185.0	35.0

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月