







BQ25155

ZHCSJZ9B - JUNE 2019 - REVISED AUGUST 2023

BQ25155 具有 10nA 运输模式、稳定系统 (PMID) 电压电源路径、ADC 和 LDO 的 I²C 控制型单节电池 500mA 线性电池充电器

1 特性

- 具有 1.25mA 至 500mA 快速充电电流范围的线性 电池充电器
 - 0.5% 精度 I²C 可编程电池稳压电压,范围为 3.6V 至 4.6V 且阶跃为 10mV
 - 可配置的终止电流,支持低至 0.5mA
 - 可耐受 20V 的输入, 具有 3.4V 至 5.5V 的典型 输入电压工作范围
 - 可编程热负荷曲线,完全可配置的热、温、凉、 冷阈值
- 电源路径管理,用于系统供电和电池充电
 - I²C 可编程稳定系统电压 (PMID) 范围为 4.4V 至 4.9V,此外还具有电池电压跟踪功能和输入直通
 - 动态电源路径管理可以对通过弱适配器充电进行
 - 利用高级 I²C 控制, 主机可以根据需要断开电池 或适配器
- I²C 可配置负载开关或高达 150mA LDO 输出
 - 可编程范围为 0.6V 至 3.7V, 阶跃为 100mV
- 超低 Iddq,可延长电池寿命
 - 10nA 运输模式电池 Iq
 - 在为系统供电时具有 400nA 的 lq (PMID 和 VDD 打开)
- 通过可调节计时器实现单按钮唤醒和重置输入
 - 支持系统循环通电和硬件重置
- 16 位 ADC
 - 可以对充电电流、电池热敏电阻和电池、输入和 系统 (PMID) 电压进行监控
 - 通用 ADC 输入
- 常开 1.8V VDD LDO,支持高达 10mA 的负载
- 安全相关认证
 - TUV IEC 62368 认证
- 20 引脚 2mm x 1.6mm CSP 封装
- 总解决方案尺寸为 12mm²

2 应用

- 耳麦、耳塞和助听器
- 智能手表和智能追踪器
- 可穿戴健身和活动监测仪
- 血糖监测仪

3 说明


BQ25155 是一款高度集成的电池充电管理 IC, 其集成 了适用于可穿戴设备、便携式设备和小型医疗设备的最 常用功能,即充电器、用于系统电源的稳定输出电压 轨、用于电池和系统监控的 ADC、LDO 以及按钮控制

BQ25155 IC 集成了具有电源路径的线性充电器,可实 现对小型电池进行快速准确的充电,同时为系统提供稳 定电压。根据下游 IC 和系统负载的建议运行条件,稳 定系统电压 (PMID) 输出可通过 I²C 进行配置,从而实 现最佳的系统运行。

器件信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸(标称值) |
|---------|-------------------|-----------------|
| BQ25155 | DSBGA (20) | 2.00mm x 1.60mm |

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



简化版原理图



Table of Contents

| 1 特性 | 1 | 9.4 Device Functional Modes | 37 |
|--------------------------------------|---|---|-----|
| 2 应用 | | 9.5 Register Map | |
| - <i>二,</i> ,, 3 说明 | | 10 Application and Implementation | |
| 4 Revision History | | 10.1 Application Information | 96 |
| 5 说明(续) | | 10.2 Typical Application | 96 |
| 6 Device Key Default Settings | | 11 Power Supply Recommendations | 102 |
| 7 Pin Configuration and Functions | | 12 Layout | 103 |
| 8 Specifications | | 12.1 Layout Guidelines | |
| 8.1 Absolute Maximum Ratings | | 12.2 Layout Example | |
| 8.2 ESD Ratings | | 13 Device and Documentation Support | |
| 8.3 Recommended Operating Conditions | | 13.1 Device Support | 104 |
| 8.4 Thermal Information | | 13.2 Documentation Support | 104 |
| 8.5 Electrical Characteristics | | 13.3 接收文档更新通知 | |
| 8.6 Timing Requirements | | 13.4 支持资源 | |
| 8.7 Typical Characteristics | | 13.5 静电放电警告 | 104 |
| 9 Detailed Description | | 13.6 Trademarks | |
| 9.1 Overview | | 13.7 术语表 | 104 |
| 9.2 Functional Block Diagram | | 14 Mechanical, Packaging, and Orderable | |
| 9.3 Feature Description | | Information | 105 |
| | | | |

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

| C | hanges from Revision A (July 2019) to Revision B (August 2023) | Page |
|---|---|-----------------|
| • | 更新了整个文档中的表格、图和交叉参考的编号格式 | 1 |
| • | 向"特性"中添加了"安全相关认证" | 1 |
| • | Added Device Key Default Settings Table | 5 |
| • | Added clarification to \overline{LP} pin description | 6 |
| • | Added clarification to ADCIN pin description | 6 |
| • | Added clarification to LS/LDO pin description | 6 |
| • | Changed maximum I _{PMID} in Recommended Operating Conditions | 8 |
| • | Changed maximum R _{ON(BAT-PMID)} in Electrical Characteristics | |
| • | Added footnote in Electrical Characteristics | |
| • | Changed t _{HW RESET WD} test conditions and MAX value from 15s to 14s in Timing Requirements | 12 |
| • | Changed t _{RESET WARN} parameter | |
| • | Changed t _{HW RESET} parameter | |
| • | Changed Input Voltage Based Dynamic Power Management (VINDPM) and Dynamic Power Path | |
| | Management (DPPM)section to simplify description | <mark>21</mark> |
| • | Added more details to descriptions in ADC Operation When VIN Present | 23 |
| • | Changed Load Switch/LDO Output and Control description | 25 |
| • | Added clarification on LDO voltage programmability | |
| • | Changed t _{HW_RESET_WARN} to t _{RESET_WARN} in 节 9.3.8.2 | 28 |
| • | Changed VIN presence to valid VIN presence in 节 9.3.8.2 | |
| • | Added clarification to TS biasing operation | 32 |
| • | Changed from as well while the VIN input is valid to while the VIN input is valid in 节 9.4.1 | 37 |
| • | Added link to BQ25155 Setup Guide tool | 41 |
| • | Changed description of IBAT_OCP_ILIM 2b10 setting to "Disable" to describe correct behavior | 41 |
| • | Changed clatification to TS_EN bit functionality | 41 |
| • | Changed registers 0x42 to 0x4F from R/W-X to R-X in 节 9.5.1 | 41 |
| • | Changed 图 10-3 | <mark>98</mark> |
| | | |



INSTRUMENTS www.ti.com.cn

| Added TS Biasing Figure Added VINLS bypass capacitor layout guideline | |
|--|------|
| Changes from Revision * (June 2019) to Revision A (July 2019) | Page |
| • 将"预告信息"更改为"量产数据" | 1 |



5 说明(续)

该器件支持高达 500mA 的充电电流,并且支持低至 0.5mA 的终止电流,以实现最充分的充电。该器件采用标准 锂离子充电曲线分三个阶段对电池进行充电:预充电、恒流和恒压调节。

该器件集成了高级电源路径管理和控制,使该器件可以为系统提供电源,同时甚至能够使用很差的适配器为电池充电。主机还可以通过 I²C 控制电源路径,允许它断开输入适配器和/或电池,而无需实际移除它们。单按钮输入无需单独的按钮控制器 IC,从而减少了整体解决方案占用空间。按钮输入可用于唤醒功能或复位系统。16 位 ADC 可实现精确的电池电压监控,并可用于实现低 Iq 监测,以监控电池运行状况。它还可用于使用连接到 TS 引脚的热敏电阻以及外部系统信号(通过 ADCIN 引脚)来测量电池温度。运行和关断期间的低静态电流有助于延长电池寿命。可通过 I²C 接口对输入电流限制、充电电流、LDO 输出电压和其他参数进行编程,因此,BQ25155 成为非常灵活的充电解决方案。该器件包含一个基于电压的 JEITA 兼容(或标准热/冷)电池组热敏电阻监控输入(TS),可监控电池温度并自动更改充电参数,从而防止电池在超出其安全温度范围的温度下充电。还可以通过 I²C 对温度阈值进行编程,从而使主机能够自定义热负荷曲线。该充电器针对 5V USB 输入进行了优化,具有 20V 的绝对最大容差,可承受线路瞬变。该器件还集成了一个用于为无线电或处理器提供静态轨的线性稳压器,可以通过 I²C 独立地为其提供电源并对其进行控制。



6 Device Key Default Settings

| DEFAULT SETTING | BQ25150 | BQ25155 |
|--|----------------|---------------|
| Fast Charge Current (I _{CHARGE}) | 10 mA | 10 mA |
| Pre-Charge Current (I _{PRECHARGE}) | 2.5 mA | 2.5 mA |
| Termination Current (I _{TERM}) | 10% of ICHARGE | 10%of ICHARGE |
| Input Current Ljmit (I _{ILIM}) | 100 mA | 500 mA |
| VIN DPM | Enabled | Disabled |
| LDO Output Voltage (V _{LDO}) | 1.8 V | 1.8 V |
| Ship Mode Wake Timer | 2 seconds | 0.125 seconds |
| DEVICE_ID | 0x20h | 0x35h |



7 Pin Configuration and Functions




图 7-1. YFP Package 20-Pin DSBGA Top View

表 7-1. Pin Functions

| PIN I/O | | | DESCRIPTION | |
|---------|--------|-----|---|--|
| NAME | NO. | 1/0 | DESCRIPTION | |
| IN | A1 | I | DC Input Power Supply. IN is connected to the external DC supply. Bypass IN to GND with at least 1-µF of capacitance using a ceramic capacitor. | |
| PMID | A2, B2 | I/O | Regulated System Output. Connect 22-µF capacitor from PMID to GND as close to the PMID and GND pins as possible. If operating in VIN Pass-Through Mode (PMID_REG = 111) a lower capacitor value may be used (at least 3-µF of ceramic capacitance with DC bias de-rating). Note: Shorting PMID to IN pin is not recommended as it may cause large discharge current from battery to IN if IN pin is not truly floating. | |
| GND | A4 | PWR | Ground connection. Connect to the ground plane of the circuit. | |
| VDD | D1 | 0 | Digital supply LDO. Connect a 2.2-µF from this pin to ground. A 4.7-µF capacitor to ground recommended if loaded externally. | |
| CE | C2 | I | Charge Enable. Drive $\overline{\text{CE}}$ low or leave disconnected to enable charging when VIN is valid. Drive $\overline{\text{CE}}$ high to disable charge when VIN is present. $\overline{\text{CE}}$ is pulled low internally with 900-k Ω resistor. $\overline{\text{CE}}$ has no effect when VIN is not present. | |
| SCL | E3 | I/O | $\rm I^2C$ Interface Clock. Connect SCL to the logic rail through a 10-k $\rm \Omega$ resistor. | |
| SDA | E2 | I | I^2 C Interface Data. Connect SDA to the logic rail through a 10-k $Ω$ resistor. | |
| LP | D3 | I | Low Power Mode Enable. Drive this pin low to set the device in low power mode when powered by the battery. This pin must be driven high to allow I^2C communication when VIN is not present. \overline{LP} is pulled low internally with 900-k Ω resistor. This pin has no effect when VIN is present. | |
| INT | D2 | 0 | INT is an open-drain output that signals fault interrupts. When a fault occurs, a 128-µs pulse is sent out as an interrupt for the host. INT is enabled/disabled using the MASK_INT bit in the control register. | |
| ADCIN | C4 | I | Input Channel to the ADC. Maximum ADC range 1.2 V. If not used it may be left floating or connect to ground. | |

表 7-1. Pin Functions (continued)

| | PIN | | | | |
|----------|--------|-----|---|--|--|
| NAME NO. | | I/O | DESCRIPTION | | |
| MR | C1 | I | Manual Reset Input. $\overline{\text{MR}}$ is a general purpose input that must be held low for greater than t_{HWRESET} to go into HW Reset and power cycle the output rails. If $\overline{\text{MR}}$ is also used to wake up the device out of Ship Mode when pressed for at least t_{WAKE1} . MR has in internal 125-k Ω pull-up resistor to BAT. | | |
| LS/LDO | D4 | 0 | Load Switch or LDO output. Connect 2.2 µF of ceramic capacitance to this pin to assure stability. Be sure to account for capacitance bias voltage derating when selecting the capacitor. If LDO is not used, short to VINLS | | |
| VINLS | E4 | I | Input to the Load Switch / LDO output. Connect at least 1 μ F of ceramic capacitance from this pin to ground. | | |
| BAT | A3, B3 | I/O | Battery Connection. Connect to the positive terminal of the battery. Bypass BAT to GND vat least 1 µF of ceramic capacitance. | | |
| TS | B4 | I | Battery Pack NTC Monitor. Connect TS to a 10-k Ω NTC thermistor in parallel to a 10-k Ω resistor. If TS function is not to be used connect a 5-k Ω resistor from TS to ground. | | |
| PG | B1 | 0 | Open-drain Power Good status indication output. \overline{PG} is pulled to GND when VIN is above $V_{BAT}+V_{SLP}$ and less than V_{OVP} . \overline{PG} is high-impedance when the input power is not within specified limits. Connect \overline{PG} to the desired logic voltage rail using a 1-k Ω to 100-k Ω resistor, or use with an LED for visual indication. \overline{PG} can also be configured through I 2 C as a push-button level shifted output (\overline{MR}), where the output of the \overline{PG} pin reflects the status of the \overline{MR} input, but pulled up to the desired logic voltage rail using a 1-k Ω to 100-k Ω resistor. The \overline{PG} pin can also be configured as a general purpose open drain output. | | |
| VIO | E1 | I | System IO supply. Connect to system IO supply to allow level shifting of input signals (SDA, SCL, LP and CE) to the device internal digital domain. Connect to VDD when external IO supply is not available. | | |
| NC | C3 | I | No Connect. Connect to ground if possible for better thermal dissipation or leave floating. Do not connect to a any voltage source or signal to avoid higher quiescent current. | | |



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | MIN | MAX | UNIT |
|--------------------------------------|-------------------------|-------|------|------|
| | IN | - 0.3 | 20 | V |
| Voltage | TS, ADCIN, VDD, NC | - 0.3 | 1.95 | V |
| | All other pins | - 0.3 | 5.5 | V |
| | IN | 0 | 800 | mA |
| Current | BAT, PMID | - 0.5 | 1.5 | Α |
| | INT, ADCIN, PG | 0 | 10 | mA |
| Junction temperature, T _J | | - 40 | 125 | °C |
| Storage temper | ature, T _{stg} | - 55 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|--|--|-------|------|
| V | V _(ESD) Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | V |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±500 | V |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MAX | UNIT |
|--------------------|--------------------------------------|------|---------------------|------|
| V _{BAT} | Battery voltage range | 2.4 | 4.6 | V |
| V _{IN} | Input voltage range | 3.15 | 5.25 ⁽¹⁾ | V |
| V _{INLS} | LDO input voltage range | 2.2 | 5.25 ⁽¹⁾ | V |
| V _{IO} | IO supply voltage range | 1.2 | 3.6 | V |
| V _{ADCIN} | ADC input voltage range | 0 | 1.2 | V |
| I _{LDO} | LDO output current | 0 | 100 | mA |
| I _{PMID} | PMID output current | 0 | 1.5 | Α |
| T _A | Operating free-air temperature range | - 40 | 85 | °C |

⁽¹⁾ Based on minimum V_{OVP} value. 5.5V under typical conditions

8.4 Thermal Information

| | | BQ25155 | |
|------------------------|--|-------------|------|
| | THERMAL METRIC ⁽¹⁾ | YFP (DSBGA) | UNIT |
| | | 20-PIN | |
| R ₀ JA | Junction-to-ambient thermal resistance (2) | 36.1 | °C/W |
| R ₀ JA | Junction-to-ambient thermal resistance | 74.4 | °C/W |
| R _{θ JC(top)} | Junction-to-case (top) thermal resistance | 0.5 | °C/W |
| R ₀ JB | Junction-to-board thermal resistance | 17.6 | °C/W |

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



8.4 Thermal Information (continued)

| | | BQ25155 | |
|-------------------------------|--|-------------|------|
| THERMAL METRIC ⁽¹⁾ | | YFP (DSBGA) | UNIT |
| | | 20-PIN | |
| ΨЈТ | Junction-to-top characterization parameter | 0.3 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 17.7 | °C/W |
| R _{fl} JC(bot) | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8.5 Electrical Characteristics

 V_{IN} = 5V, V_{BAT} = 3.6V. -40°C < T_J < 125°C unless otherwise noted. Typical data at T_J = 25°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------|--|---|-----|---|----------|------|
| INPUT CL | URRENTS | | | | <u> </u> | |
| | | PMID_MODE = 01, V _{IN} = 5V, V _{BAT} = 3.6V | | | 500 | μA |
| I _{IN} | Input supply current | 0°C <t<sub>J < 85°C , V_{IN} = 5V, V_{BAT} = 3.6V Charge Disabled</t<sub> | | | 2 | mA |
| BAT_SHIP | Battery Discharge Current in Ship Mode | 0°C <t<sub>J < 60°C ,V_{IN} = 0V , V_{BAT} = 3.6V</t<sub> | | 10 | 150 | nA |
| 1 | Battery Quiescent Current in Low-power | 0°C <t<sub>J < 60°C ,V_{IN} = 0V , V_{BAT} = 3.6V, LDO Disabled</t<sub> | | 0.46 | 1.2 | μA |
| BAT_LP | Mode | $0^{\circ}\text{C} < \text{T}_{\text{J}} < 60^{\circ}\text{C}$, $\text{V}_{\text{IN}} = 0\text{V}$, $\text{V}_{\text{BAT}} = 3.6\text{V}$, LDO Enabled | | 1.7 | 3.5 | μΑ |
| BAT ACTI | Pottom / Ouisessent Current in Astive Mede | 0°C <t<sub>J < 85°C ,V_{IN} = 0V , V_{BAT} = 3.6V, LDO Disabled</t<sub> | | 18 | 25 | μΑ |
| VE | Battery Quiescent Current in Active Mode | $0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}$, $\text{V}_{\text{IN}} = 0\text{V}$, $\text{V}_{\text{BAT}} = 3.6\text{V}$, LDO Enabled | | 21 | 27 | μΑ |
| POWER F | PATH MANAGEMENT AND INPUT CURRE | NT LIMIT | | | | |
| V _{PMID_RE} | Default System (PMID) Regulation Voltage | | | 4.5 | | V |
| V _{PMID_RE} | System Regulation Voltage Accuracy | V _{IN} = 5V, V _{PMID_REG} = 4.5V. I _{PMID} = 100mA, T _J = 25°C | -1 | | 1 | % |
| G_ACC | | V _{IN} = 5V, V _{PMID_REG} = 4.5V. I _{PMID} = 0- 500mA | - 3 | | 3 | % |
| R _{ON(IN-} PMID) | Input FET ON resistance | I _{ILIM} = 500mA (ILIM = 110), V _{IN} = 5V, I _{IN} = 150mA | | 280 | 520 | mΩ |
| V _{BSUP1} | Enter supplements mode threshold | V _{BAT} > V _{BATUVLO} , DPPM enabled or Charge disabled | | V _{PMID} < V _{BAT} - 40mV | | mV |
| V _{BSUP2} | Exit supplements mode threshold | V _{BAT} > V _{BATUVLO} , DPPM enabled or Charge disabled | | V _{PMID} < V _{BAT} - 20mV | | mV |
| | | Programmable Range | 50 | | 600 | mA |
| | | I _{ILIM} = 50mA | | 45 | 50 | mA |
| ILIM | Input Current Limit | I _{ILIM} = 100mA | | 90 | 100 | mA |
| | | I _{ILIM} = 150mA | | 135 | 150 | mA |
| | | I _{ILIM} = 500mA | | 450 | 500 | mA |
| V _{IN DPM} | Input DPM voltage threshold where current in reduced | Programmable Range | 4.2 | | 4.9 | V |
| | Accuracy | | - 3 | | 3 | % |
| BATTERY | Y CHARGER | | | | | |

Measured in BQ25155EVM board.



8.5 Electrical Characteristics (continued)

 V_{IN} = 5V, V_{BAT} = 3.6V. -40°C < T_J < 125°C unless otherwise noted. Typical data at T_J = 25°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|--|---------------------------------------|----------------------------|-------------------|--------------------|
| V_{DPPM} | PMID voltage threshold when charge current is reduced | V _{PMID} - V _{BAT} | | 200 | | mV |
| R _{ON(BAT-} PMID) | Battery Discharge FET On Resistance | V _{BAT} = 4.35V, I _{BAT} = 100mA | 100 | | 135 | $\mathbf{m}\Omega$ |
| V | Charge Voltage | Programmable charge voltage range | 3.6 | | 4.6 | V |
| V _{BATREG} | Voltage Regulation Accuracy | | 0.5 | | 0.5 | % |
| I _{CHARGE} | Fast Charge Programmable Current Range | V _{LOWV} < V _{BAT} < V _{BATREG} | 1.25 | | 500 | mA |
| | Fast Charge Current Accuracy | $T_J = 25$ °C, $I_{CHARGE} > 5mA$ | - 5 | | 5 | % |
| I _{PRECHAR} | Precharge current | Precharge current programmable range | 1.25 | | 77.5 | mA |
| GE | Precharge Current Accuracy | -40°C < T _J < 85°C | - 10 | | 10 | % |
| | Termination Charge Current | Termination Current Programmable Range | 1 | | 31 | % |
| I _{TERM} | Acquirect | T _J = 25°C, I _{TERM} = 10% I _{CHARGE} , I _{CHARGE} = 100mA | - 5(1) | | 5 ⁽¹⁾ | % |
| | Accuracy | -10°C < T _J < 85°C, I _{TERM} = 10% I _{CHARGE} , I _{CHARGE} = 100mA | - 10 ⁽¹⁾ | | 10 ⁽¹⁾ | % |
| V_{LOWV} | Programmable voltage threshold for pre- charge to fast charge transitions | VBAT rising. Programmable Range | 2.8 | | 3 | V |
| V _{SHORT} | Battery voltage threshold for short detection | VBAT falling, VIN = 5V | 2.41 2.54 | | 2.67 | V |
| I _{SHORT} | Charge Current in Battery Short Condition | V _{BAT} < V _{SHORT} | | I _{PRECHAR} GE | | mA |
| V_{RCH} | Recharge Threshold voltage | V_{BAT} falling, V_{BATREG} = 4.2V, V_{RCH} = 140mV setting | | 140 | | mV |
| ▼ RCH | recharge filleshold voltage | V_{BAT} falling, V_{BATREG} = 4.2V, V_{RCH} = 200mV setting | | 200 | | mV |
| R _{PMID_PD} | PMID pull-down resistance | V _{PMID} = 3.6V | | 25 | | Ω |
| VDD | | | | | | |
| V_{DD} | VDD LDO output voltage | V_{BAT} = 3.6V, V_{IN} = 0V, 0 < I_{LOAD_VDD} < 10mA | | 1.8 | | V |
| I _{LOAD_VD} | Maximum VDD External load capability | V _{PMID} > 3V | | | 10 | mA |
| LS/LDO | | | | | | |
| | Input voltage range for Load switch Mode | | 8.0 | | 5.5 | V |
| V _{INLS} | Input voltage range for LDO Mode | | 2.2 or V _{LDO} + 500mV | | 5.5 | ٧ |
| | LDO programmable output voltage range | | 0.6 | | 3.7 | V |
| V_{LDO} | 150 1 1 | T _J = 25°C | - 2 | | 2 | % |
| | LDO output accuracy | V _{LDO} = 1.8V, V _{INLS} =3.6V. I _{LOAD} = 1mA | - 3 | | 3 | % |
| Δ V _{OUT} / Δ I _{OUT} | DC Load Regulation | 0°C < T _J < 85°C, 1 mA < I _{OUT} < 150mA, V _{LDO} = 1.8V | 1.2 | | % | |
| Δ V _{OUT} / Δ V _{IN} | DC Line Regulation | $0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}$, Over V_{INLS} range, $\text{I}_{\text{OUT}} = 100\text{mA}$, $\text{V}_{\text{LDO}} = 1.8\text{V}$ | | 0.5 | | % |
| | Switch On resistance | V _{INLS} = 3.6V | | 250 | 450 | mΩ |
| R _{DSCH_LS} | Discharge FET On-resistance for LS | V _{INLS} = 3.6V | | 40 | | Ω |
| | | L | | | | |

8.5 Electrical Characteristics (continued)

 V_{IN} = 5V, V_{BAT} = 3.6V. -40°C < T_J < 125°C unless otherwise noted. Typical data at T_J = 25°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------|---|---|----------------------|-------|----------------------|------|
| I _{OCL_LDO} | Output Current Limit | V _{LS/LDO} = 0V | 200 | 300 | | mA |
| I _{IN_LDO} | LDO VINLS quiescent current in LDO mode | V _{BAT} = V _{INLS} =3.6V | | 0.9 | | μΑ |
| | OFF State Supply Current | V _{BAT} = V _{INLS} =3.6V | | 0.25 | | μΑ |
| ADC | | | | | 1 | |
| Resolutio n | Bits reported by ADC | | | 16 | | Bits |
| | | ADC_SPEED = 00 | | 24 | | ms |
| t _{ADC_CON} | | ADC_SPEED = 01 | | 12 | | ms |
| | Conversion-time | ADC_SPEED = 10 | | 6 | | ms |
| | | ADC_SPEED = 11 | | 3 | | ms |
| Resolutio | 50 C D 10 | ADC_SPEED = 00 | | 12 | | Bits |
| n | Effective Resolution | ADC_SPEED = 10 | | 10 | | Bits |
| | ADC TS Accuracy | ADC_SPEED = 00, V _{TS} = 0.4V, -10°C < T _J < 85°C | - 1 ⁽¹⁾ . | | 1(1) | % |
| Accuracy | ADC ADCIN Accuracy | ADC_SPEED = 00, V _{ADCIN} = 0.4V, -10°C < T _J < 85°C | - 1 ⁽¹⁾ | | 1 ⁽¹⁾ | % |
| | ADC VBAT Accuracy | ADC_SPEED = 00, V _{BAT} = 4.2V, -10°C < T _J < 85°C | - 0.4 | | 0.4 | % |
| BATTERY | PACK NTC MONITOR | | | | | |
| V _{HOT} | High temperature threshold | V _{TS} falling, -10°C < T _J < 85°C | 0.182(1) | 0.185 | 0.189 ⁽¹⁾ | V |
| V _{WARM} | Warm temperature threshold | V _{TS} falling, -10°C < T _J < 85°C | 0.262(1) | 0.265 | 0.268(1) | V |
| V _{COOL} | Cool temperature threshold | V _{TS} rising, -10°C < T _J < 85°C | 0.510 ⁽¹⁾ | 0.514 | 0.518 ⁽¹⁾ | V |
| V _{COLD} | Cold temperature threshold | V _{TS} rising, -10°C < T _J < 85°C | 0.581 ⁽¹⁾ | 0.585 | 0.589(1) | V |
| V _{OPEN} | TS Open threshold | V _{TS} rising, -10°C < T _J < 85°C | | 0.9 | | V |
| V _{HYS} | Threshold hysteresis | | | 4.7 | | mV |
| I _{TS BIAS} | TS bias current | -10°C < T _J < 85°C | 78.4 | 80 | 81.6 | μA |
| PROTECT | TION | | | | 1 | |
| | | V _{IN} rising | | 3.4 | | V |
| V_{UVLO} | IN active threshold voltage | V _{IN} falling | | 3.25 | | V |
| | Battery undervoltage Lockout Threshold Voltage | Programmable range, 150 mV Hysteresis | 2.4 | | 3 | V |
| V _{BATUVLO} | Accuracy | | - 3 | | 3 | % |
| | Battery undervoltage Lockout Threshold Voltage at Power Up | V _{BAT} rising, V _{IN} = 0V, T _J = 25°C | | 3.15 | | V |
| V _{SLP_ENT} | Sleep Entry Threshold (V _{IN} - V _{BAT}) | 2.0V < V _{BAT} < V _{BATREG} , V _{IN} falling | | 80 | | mV |
| V _{SLP_EXIT} | Sleep Exit Threshold (V _{IN} - V _{BAT}) | 2.0V < V _{BAT} < V _{BATREG} | | 130 | | mV |
| | least Own to Own Vellage Through ald | V _{IN} rising | 5.35 | 5.5 | 5.8 | V |
| V_{OVP} | Input Supply Over Voltage Threshold | V _{IN} falling (125mV hysteresis) | | 5.4 | | V |
| I _{BAT_OCP} | Battery Over Current Threshold Programmable range | I _{BAT_OCP} increasing | 1200 | | 1600 | mA |
| DAI_OUP | Current Limit Accuracy | | - 30 | | 30 | % |
| T _{SHUTDO} | Thermal shutdown trip point | | | 125 | | °C |
| T _{HYS} | Thermal shutdown trip point hysteresis | | | 15 | | °C |
| | RFACE (SCL and SDA) | | | | | |

8.5 Electrical Characteristics (continued)

 V_{IN} = 5V, V_{BAT} = 3.6V. -40°C < T_J < 125°C unless otherwise noted. Typical data at T_J = 25°C

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|--------------------------------|---|---------------------------|-----|---------------------------|------------|
| | I ² C Frequency | | 100 | | 400 | kHz |
| V _{IL} | Input Low threshold level | V _{PULLUP} = V _{IO} = 1.8V | | | 0.25 * V _{IO} | V |
| V _{IH} | Input High Threshold level | V _{PULLUP} = V _{IO} = 1.8V | 0.75 * V _{IO} | | | V |
| V _{OL} | Output Low threshold level | V _{PULLUP} = V _{IO} = 1.8V, I _{LOAD} = 5mA | | | 0.25 * V _{IO} | V |
| I _{LKG} | High-level leakage Current | V _{PULLUP} = V _{IO} = 1.8V | | | 1 | μA |
| /MR INP | UT | | | | | |
| R _{PU} | Internal pull up resistance | | 90 | 125 | 170 | kΩ |
| V _{IL} | /MR Input Low threshold level | V _{BAT} > V _{BUVLO} | | | 0.3 | V |
| /INT, /PG | OUTPUTS | | - | | | |
| V _{OL} | Output Low threshold level | V _{PULLUP} = V _{IO} = 1.8V, I _{LOAD} = 5mA | | | 0.25 * V _{IO} | V |
| I _{LKG} | /INT Hi level leakage Current | High Impedance, V _{PULLUP} = V _{IO} = 1.8V | | | 1 | μA |
| /CE, /LP | INPUTS | · | | | | |
| R _{PDOWN} | /CE pull down resistance | | | 900 | | k Ω |
| V _{IL} | Input Low threshold level | V _{IO} = 1.8V | | | 0.45 | V |
| V _{IH} | /CE Input High Threshold level | V _{IO} = 1.8V | 1.35 | | | V |

⁽¹⁾ Based on Characterization Data

8.6 Timing Requirements

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------------|---|-------------------------------------|------|------|-----------------------|------|
| BATTERY | CHARGE TIMERS | | | | | |
| t _{MAXCHG} | Charge safety timer | Programmable range | 180 | | 720 | min |
| t _{PRECHG} | Precharge safety timer | | | 0.25 | * t _{MAXCHG} | |
| WATCHD | OG TIMERS | | · | | | |
| t _{WATCHDO} G_SW | SW Watchdog timer | | 25 | 50 | | s |
| t _{HW_RESE} T_WD | HW reset watchdog timer | HWRESET_14S_WD = 1 | | | 14 | s |
| LDO | | | · | | | |
| t _{ON_LDO} | Turn ON time | 100mA load, to 90% V _{LDO} | | 500 | | μs |
| t _{OFF_LDO} | Turn OFF time | 100mA load, to 10% V _{LDO} | | 30 | | μs |
| t _{PMID_LDO} _DELAY | Delay between PMID and LDO enable during power up | Startup | | 20 | | ms |
| PUSHBU | TTON TIMERS (/MR) | | | | | |
| • | WAKE1 Timer. Time from /MR falling | MR_WAKE1_TIMER = 0 | 106 | 125 | 144 | ms |
| t _{WAKE1} | edge to INT being asserted. | MR_WAKE1_TIMER = 1 | 425 | 500 | 575 | ms |
| • | WAKE2 Timer. Time from /MR falling | MR_WAKE2_TIMER = 0 | 0.85 | 1 | 1.15 | s |
| t _{WAKE2} | edge to INT being asserted. | MR_WAKE2_TIMER = 1 | 1.7 | 2 | 2.3 | s |
| | | MR_RESET_WARN = 00 | 0.42 | 0.5 | 0.58 | s |
| t _{RESET_W} | RESET_WARN Timer. Time prior to HW | MR_RESET_WARN = 01 | 0.85 | 1 | 1.15 | S |
| ARN | RESET or entering shipmode with MR press | MR_RESET_WARN = 10 | 1.27 | 1.5 | 1.73 | S |
| | | MR_RESET_WARN = 11 | 1.7 | 2 | 2.3 | s |




8.6 Timing Requirements (continued)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|---|---|------|-----|------|------|
| | | MR_HW_RESET = 00 | 3.4 | 4 | 4.6 | s |
| t _{HW_RESE} | HW RESET Timer. Time from /MR falling edge to HW Reset or PMID falling for shipmode entry | MR_HW_RESET = 01 | 6.8 | 8 | 9.2 | s |
| T | | MR_HW_RESET = 10 | 8.5 | 10 | 11.5 | s |
| | , | MR_HW_RESET = 11 | 11.9 | 14 | 16.1 | s |
| | | AUTOWAKE = 00 | 0.52 | 0.6 | 0.68 | s |
| RESTART(| RESTART Timer. Time from /MR HW | AUTOWAKE = 01 | 1.05 | 1.2 | 1.35 | s |
| AUTOWAKE | Reset to PMID power up | AUTOWAKE = 10 | 2.11 | 2.4 | 2.69 | s |
| , | | AUTOWAKE = 11 | 4.4 | 5 | 5.6 | s |
| PROTECT | TION | | | | | |
| t _{DGL_SLP} | Deglitch time for supply rising above $V_{SLP} + V_{SLP_HYS}$ | | | 120 | | μs |
| DGL_OVP | Deglitch time for V _{OVP} Threshold | VIN falling below V _{OVP} | | 32 | | ms |
| t _{DGL_OCP} | Battery OCP deglitch time | | | 30 | | μs |
| t _{REC_SC} | Recovery time, BAT Short Circuit during Discharge Mode | | | 250 | | ms |
| RETRY_SC | Retry window for PMID or BAT short circuit recovery | | | 2 | | s |
| DGL_SHT | Deglitch time, Thermal shutdown | T _J rising above T _{SHUTDOWN} | | 10 | | μs |
| 2C INTER | RFACE | | | | | |
| twatchdo g | I ² C interface reset timer for host | When enabled | | 50 | | s |
| t _{I2CRESET} | I ² C interface inactive reset timer | | | 500 | | ms |
| NPUT PII | NS (/CE and /LP) | | ı | | | |
| t _{LP_EXIT_I} | Time for device to exit Low-power mode and allow I ² C communication | V _{IN} = 0V. | | | 1 | ms |




8.7 Typical Characteristics

 C_{IN} = 1 μ F, C_{PMID} = 10 μ F, C_{LSLDO} = 2.2 μ F, C_{BAT} = 1 μ F (unless otherwise specified)



8.7 Typical Characteristics (continued)


 C_{IN} = 1 μ F, C_{PMID} = 10 μ F, C_{LSLDO} = 2.2 μ F, C_{BAT} = 1 μ F (unless otherwise specified)





8.7 Typical Characteristics (continued)

 C_{IN} = 1 $\mu\text{F},\,C_{PMID}\text{=}$ 10 $\mu\text{F},\,C_{LSLDO}$ = 2.2 $\mu\text{F},\,C_{BAT}$ = 1 μF (unless otherwise specified)






9 Detailed Description

9.1 Overview

The BQ25155 IC is a highly programmable battery management device that integrates a 500-mA linear charger for single cell Li-lon batteries, a 16-bit ADC, a general purpose LDO that may be configured as a load switch, and a push-button controller. Through it's I²C interface the host may change charging parameters such as battery regulation voltage and charge current, and obtain detailed device status and fault information. The host may also read ADC measurements for battery and input voltage among other parameters, including the ADCIN pin voltage. The push-button controller allows the user to reset the system without any intervention from the host and wake up the device from Ship Mode.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Linear Charger and Power Path

The BQ25155 IC integrates a linear charger that allows the battery to be charged with a programmable charge current of up to 500 mA. In addition to the charge current, other charging parameters can be programmed through I²C such as the battery regulation voltage, pre-charge current, termination current, and input current limit current.

The power path allows the system to be powered from PMID, even when the battery is dead or charging, by drawing power from IN pin. It also prioritizes the system load connected to PMID, reducing the charging current, if necessary, in order to support the load when input power is limited. If the input supply is removed and the battery voltage level is above V_{BATUVLO}, PMID will automatically and seamlessly switch to battery power.

There are several control loops that influence the charge current: constant current loop (CC), constant voltage loop (CV), input current limit, VDPPM, and VINDPM. During the charging process, all loops are enabled and the one that is dominant takes control regulating the charge current as needed. The charger input has back to back blocking FETs to prevent reverse current flow from PMID to IN. They also integrate control circuitry regulating the input current and prevents excessive currents from being drawn from the IN power supply for more reliable operation.

The device supports multiple battery regulation voltage regulation settings (V_{BATREG}) and charge current (I_{CHARGE}) options to support multiple battery chemistries for single-cell applications.

Product Folder Links: BQ25155

A more detailed description of the charger functionality is presented in the following sections of this document.

9.3.1.1 Battery Charging Process

The following diagram summarizes the charging process of the BQ25155 charger.




图 9-1. BQ25155 Charger Flow Diagram

When a valid input source is connected ($V_{IN} > V_{UVLO}$ and $V_{BAT} + V_{SLP} < V_{IN} < V_{OVP}$), the state of the \overline{CE} pin determines whether a charge cycle is initiated. When the \overline{CE} input is high and a valid input source is connected, the battery charge FET is turned off, preventing any kind of charging of the battery. A charge cycle is initiated when the CHARGE_DISABLE bit is written to 0 and \overline{CE} pin in low. $\overline{\&}$ 9-1 shows the \overline{CE} pin and bit priority to enable/disable charging.



表 9-1. Charge Enable Function Through CE Pin and CE Bit

| CE PIN | CHARGE _DISABLE BIT | CHARGING |
|--------|---------------------|----------|
| 0 | 0 | Enabled |
| 0 | 1 | Disabled |
| 1 | 0 | Disabled |
| 1 | 1 | Disabled |

图 9-2 shows a typical charge cycle.




图 9-2. BQ25155 Typical Charge Cycle

9.3.1.1.1 Pre-Charge

In order to prevent damage to the battery, the device will charge the battery at a much lower current level when the battery voltage (V_{BAT}) is below the V_{LOWV} level. The pre-charge current ($I_{PRECHARGE}$) can be programmed through I^2C . Once the battery voltage reaches V_{LOWV} , the charger will then operate in Fast Charge Mode, charging the battery at I_{CHARGE} .

During pre-charge, the safety timer is set to 25% of the safety timer value during fast charge.

9.3.1.1.2 Fast Charge

The charger has two main control loops that control charging when $V_{BAT} > V_{LOWV}$: the Constant Current (CC) and Constant Voltage (CV) loops. When the CC loop is dominant, typically when $V_{BAT} < V_{BATREG}$ – 50 mV, the battery is charged at the maximum charge current level I_{CHARGE} , unless there is a TS fault condition (JEITA operation), thermal charge current foldback is active, VINDPM is active, or DPPM is active. (See respective sections for details on these modes of operation.) Once the battery voltage approaches the V_{BATREG} level, the CV loop becomes more dominant and the charging current starts tapering off as shown in $\mathbb R$ 9-2. Once the charging current reaches the termination current (I_{TERM}) charging is stopped. Note that to ensure that the battery is charged to V_{BATREG} level, the regulated PMID voltage should be set to at least 200mV above V_{BATREG} .

9.3.1.1.3 Pre-Charge to Fast Charge Transitions and Charge Current Ramping

Whenever a change in the charge current setting is triggered, whether it occurs due to I^2C programming by the host, Pre-Charge/Fast Charge transition or JEITA TS control, the device will temporarily disable charging (for ~ 1 ms) before updating the charge current value.

9.3.1.1.4 Termination

The device will automatically terminate charging once the charge current reaches I_{TERM}, which is programmable through I²C.

After termination the charger will operate in high impedance mode, disabling the BATFET to disconnect the battery. Power is provided to the system (PMID) by IN supply as long and $V_{IN} > V_{UVLO}$ and $V_{BAT} + V_{SLP} < V_{IN} < V_{OVP}$.

Termination is only enabled when the charger CV loop is active in fast charge operation. No termination will occur if the charge current reaches I_{TERM} while VINDPM or DPPM is active as well as the thermal regulation loop. Termination is also disabled when operating in the TS WARM region. The charger only goes to termination when the current drops to I_{TERM} due to the battery reaching the target voltage and not due to the charge current limitation imposed by the previously mentioned control loops.

9.3.1.2 JEITA and Battery Temperature Dependent Charging

The charger can be configured through I^2C setting to provide JEITA support, automatically reducing the charging current and voltage depending on the battery temperature as monitored by an NTC thermistor connected to the BQ25155 TS pin. See \ddagger 9.3.12 for details.

9.3.1.3 Input Voltage Based Dynamic Power Management (VINDPM) and Dynamic Power Path Management (DPPM)

The VINDPM loop prevents the input voltage from collapsing to a point where charging would be interrupted by reducing the current drawn by charger in order to keep V_{IN} from dropping below V_{IN_DPM} . Once the IN voltage drops to V_{IN_DPM} , the VINDPM loops will reduce the input current through the blocking FETs, to prevent the further drop of the supply voltage. The VINDPM function is disabled by default and may be enabled through I²C command. The V_{IN_DPM} threshold is programmable through the I²C register from 4.2 V to 4.9 V in 100-mV steps.

On the other hand, the DPPM loop prevents the system output (PMID) from dropping below V_{BAT} + 200mV when the sum of the charge current and system load exceeds the BQ21061 input current limit setting. If PMID drops below the DPPM voltage threshold, the charging current is reduced. If PMID continues to drop after BATFET charging current is reduced to zero, the part will enter supplement mode when PMID falls below the supplement mode threshold (V_{BAT} - V_{BSUP1}). NOte that DPPM function is disabled when PMID regulation is set to battery tracking.

When the device enters these modes, the charge current may be lower than the set value and the corresponding status bits and flags are set. If the 2X timer is set, the safety timer is extended while the loops are active. Additionally, termination is disabled.

9.3.1.4 Battery Supplement Mode

While in DPPM mode, if the charging current falls to zero and the system load current increases beyond the programmed input current limit, the voltage at PMID reduces further. When the PMID voltage drops below the battery voltage by V_{BSUP1} , the battery supplements the system load. The battery stops supplementing the system load when the voltage on the PMID pin rises above the battery voltage by V_{BSUP2} . During supplement mode, the battery supplement current is not regulated, however, the Battery Over-Current Protection mechanism is active. Battery charge termination is disabled while in supplement mode.

9.3.2 Protection Mechanisms

9.3.2.1 Input Over-Voltage Protection

The input over-voltage protection protects the device and downstream components connected to PMID, and BAT against damage from over-voltage on the input supply. When $V_{IN} > V_{OVP}$ an OVP fault is determined to exist. During the OVP fault, the device turns the input FET off, sends a single 128- μ s pulse on \overline{INT} , and the

VIN_OVP_FAULT FLAG and STAT bits are updated over I²C. Once the OVP fault is removed, the STAT bit is cleared and the device returns to normal operation. The FLAG bit is not cleared until it is read through I²C after the OVP condition no longer exists. The OVP threshold for the device is 5.5 V to allow operation from standard USB sources.

9.3.2.2 Safety Timer and I²C Watchdog Timer

At the beginning of the charge cycle, the device starts the safety timer. If charging has not terminated before the programmed safety time, t_{MAXCHG} , expires, charging is disabled. The pre-charge safety time, t_{PRECHG} , is 25% of t_{MAXCHG} . When a safety timer fault occurs, a single 128-µs pulse is sent on the \overline{INT} pin and the SAFETY_TMR_FAULT_FLAG bit in the FLAG3 register is updated over I^2C . The \overline{CE} pin or input power must be toggled in order to reset the safety timer and exit the fault condition. Note that the flag bit will be reset when the bit is read by the host even if the fault has not been cleared. The safety timer duration is programmable using the SAFETY_TIMER bits. When the safety timer is active, changing the safety timer duration resets the safety timer. The device also contains a 2X_TIMER bit that doubles the timer duration in order to prevent premature safety timer expiration when the charge current is reduced by a high load on PMID (DPPM operation), VIN DPM, thermal regulation, or a NTC (JEITA) condition. When 2X_TIMER function is enabled, the timer is allowed to run at half speed when any loop is active other than CC or CV.

In addition to the safety timer, the device contains a 50-second I^2C watchdog timer that monitors the host through the I^2C interface. The watchdog timer is enabled by default and may be disabled by the host through I^2C . Once the watchdog timer is enabled, the watchdog timer is started. The watchdog timer is reset by any transaction by the host using the I^2C interface. If the watchdog timer expires without a reset from the I^2C interface, all charger parameters registers (ICHARGE, IPRECHARGE, ITERM,VLOWV, etc.) are reset to the default values.

9.3.2.3 Thermal Protection and Thermal Charge Current Foldback

During operation, to protect the device from damage due to overheating, the junction temperature of the die, T_J , is monitored. When T_J reaches $T_{SHUTDOWN}$ the device stops operation and is turned off. The device resumes operation when T_J falls below $T_{SHUTDOWN}$ by T_{HYS} .

During the charging process, to prevent overheating in the device, the device monitors the junction temperature of the die and reduces the charging current at a rate of (0.04 x I_{CHARGE})/°C once T_J exceeds the thermal foldback threshold, T_{REG} . If the charge current is reduced to 0, the battery supplies the current needed to supply the PMID output. The thermal regulation threshold may be set through I^2C by setting the THERM_REG bits to the desired value.

To ensure that the system power dissipation is under the limits of the device. The power dissipated by the device can be calculated using 方程式 1:

$$P_{DISS} = P_{PMID} + P_{LS/LDO} + P_{BAT} \tag{1}$$

Where:

$$P_{PMID} = (V_{IN} - V_{PMID}) \times I_{IN} \tag{2}$$

$$P_{LS/LDO} = (V_{INLS} - V_{LS/LDO}) \times I_{LS/LDO}$$
(3)

$$P_{BAT} = (V_{PMID} - V_{BAT}) \times I_{BAT} \tag{4}$$

The die junction temperature, T_J, can be estimated based on the expected board performance using 方程式 5:



$$T_{J} = T_{A} + \theta_{JA} \times P_{DISS} \tag{5}$$

The θ_{JA} is largely driven by the board layout. For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics Application Report*. Under typical conditions, the time spent in this state is very short.

9.3.2.4 Battery Short and Over Current Protection

In order to protect the device from over current and prevent excessive battery discharge current, the BQ25155 detects if the current on the battery FET exceeds I_{BAT_OCP} . If the short circuit limit is reached for the deglitch time (t_{DGL_OCP}) , the battery discharge FET is turned off and start operating in hiccup mode, re-enabling the BATFET t_{REC_SC} (250 ms) after being turned off by the over-current condition. If the over-current condition is triggered upon retry for 3 to 7 consecutive times, the BATFET will then remain off until the part is reset or until Vin is connected and valid. If the over-current condition and hiccup operation occurs while in supplement mode where VIN is already present, VIN must be toggled in order for BATFET to be enabled and start another detection cycle.

This process protects the internal FET from over current. During this event PMID will likely droop and cause the system to shut down. It is recommended that the host read the Faults Register after waking up to determine the cause of the event.

In the case where the battery is suddenly shorted while charging and VBAT drops below V_{SHORT} , a fast comparator quickly reduces the charge current to $I_{PRECHARGE}$ preventing fast charge current to be momentarily injected to the battery while shorted.

9.3.2.5 PMID Short Circuit

A short on the PMID pin is detected when the PMID voltage drops below 1.6 V (PMID short threshold). PMID short threshold has a 200-mV hysteresis. When this occurs, the input FET temporarily disconnects IN for up to 200 µs to prevent stress on the device if a sudden short condition happens, before allowing a softstart on the PMID output.

9.3.3 ADC

The device uses a 16-bit ADC to report information on the input voltage, input current, PMID voltage, battery voltage, battery charge current, and TS pin voltage of the device. It can also make measurements from an external source through the ADCIN pin.

The host may select the function desired, perform an ADC read, and then read the values in the ADC registers. The details for the register functions are in the \ddagger 9.5.

9.3.3.1 ADC Operation in Active Battery Mode and Low Power Mode

When the device is powered by the battery it is imperative that power consumption is minimized in order to maximize battery life. In order to limit the number of ADC conversions, and hence power consumption, the ADC conversions when in Active Battery Mode may be limited to a period determined by the ADC_READ_RATE bits. On the case where the ADC_READ_RATE is set to Manual Mode, the host will have to set the ADC_CONV_START bit to initiate the ADC conversion. Once the ADC conversion is completed and the data is ready, the ADC_READY flag will be set and an interrupt will be sent to the host. In Low Power Mode the ADC remains OFF for minimal IC power consumption. The host will need to switch to Active Battery Mode (set $\overline{\text{LP}}$ high) before performing an ADC measurement.

9.3.3.2 ADC Operation When VIN Present

When VIN is present and VDD is powered from VIN, the ADC is constantly active, performing conversions continuously on each channel in round robin fashion. This means that each channel is measured once about every 250ms. The device will not send an interrupt after a conversion is complete since this would force the device to constantly send ADC_READY interrupts that would overwhelm the host. The host will be able to read the ADC results registers at any time. This is true even when $V_{\text{IN}} > V_{\text{OVP}}$.

9.3.3.3 ADC Measurements

表 9-2 below lists the ADC measurements done by the ADC.

表 9-2. ADC Measurement Channels

| | 衣 9-2. ADC Measurement Channels | | | | | | | | |
|-------------|---|---|--|--|--|--|--|--|--|
| MEASUREMENT | FULL SCALE RANGE (ABSOLUTE MAX CODE) | FULL LINEAR RANGE (RECOMMENDED OPERATING RANGE) | FORMULA | | | | | | |
| VIN | 6 V | 2 V - 5 V | $V_{IN} = \frac{ADCDATA_VIN^{16bit}}{2^{16}} \times 6V \tag{6}$ | | | | | | |
| PMID | 6 V | 2 V - 5 V | $V_{PMID} = \frac{ADCDATA - PMID^{16bit}}{2^{16}} \times 6V \tag{7}$ | | | | | | |
| IIN | 750 mA | 0 - 600 mA | $I_{IN} = \frac{ADCDATA_IIN^{16bit}}{2^{16}} \times 375mA \tag{8}$ For ILIM >150mA: $I_{IN} = \frac{ADCDATA_IIN^{16bit}}{2^{16}} \times 750mA \tag{9}$ Note: IIN reading only valid when $V_{IN} > V_{UVLO}$ and $V_{IN} < V_{OVP}$ | | | | | | |
| VBAT | 6 V | 2 V - 5 V | $VBAT = \frac{ADCDATA - VBAT^{16bit}}{2^{16}} \times 6V $ (10) | | | | | | |
| TS | 1.2 V | 0 - 1 V | $V_{TS} = \frac{ADCDATA_TS^{16bit}}{2^{16}} \times 1.2V $ (11) | | | | | | |
| ADCIN | 1.2 V | 0 - 1 V | $V_{ADCIN} = \frac{ADCDATA_ADCIN^{16bit}}{2^{16}} \times 1.2V $ (12) | | | | | | |
| % ICHARGE | - | - | $\%I_{CHARGE} = \frac{ADCDATA_ICHG^{16bit}}{0.8 \times 2^{16}} \times 100$ (13) where I _{CHARGE} is the charge current setting. Note that if the device is in pre-charge or in the TS COLD region, I _{CHARGE} will be the current set by the IPRECHRG and TS_ICHRG bits respectively. | | | | | | |

9.3.3.4 ADC Programmable Comparators

The BQ25155 has three programmable ADC comparators that may be used to monitor any of the ADC channels as configured through the ADCTRL0 and ADCCTRL1 registers. The comparators will send an interrupt whenever the ADC measurement the comparator is monitoring crosses the thresholds programmed in their respective ADC_ALARM_COMPx registers in the direction indicated by the x_ADCALARM_ABOVE bit. The comparators are only 12 bit compared to the 16 bits reported by the ADC, so only the first 12 bits of the ADC measurements are used to make the comparison. Note that the interrupts are masked by default and must be unmasked by the host to use this function.

When configuring the ADC comparators, it is recommended to first disable the comparator through the ADCCTRLx registers and allow the ADC to complete a measurement on the desired channel before enabling or reconfiguring the comparator by setting the ADC_COMPx_2:0 bits to the desired channel. This would prevent the comparator from sending an interrupt based on an outdated ADC reading when the comparator is enabled or

the comparator from sending an interrupt based on an outdated ADC reading when the comparator is enabled or reconfigured, especially in battery only operation where the ADC is not continuously performing measurements in all the channels.

9.3.4 VDD LDO

The device integrates a low current always-on LDO that serves as the digital I/O supply to the device. This LDO is supplied by VIN or by BAT. The end user may be able to draw up to 10 mA of current through the VDD pin to power a status LED or provide an IO supply. The VDD LDO will remain on through all power states with the exception of Ship Mode.

9.3.5 Load Switch/LDO Output and Control

The device integrates a low Iq load switch which can also be used as a regulated output. The LDO/LS has a dedicated input pin VINLS and can support up to 150 mA of load current.

The LS/LDO may be enabled/disabled through I²C. The output voltage is programmable using the LS_LDO bits in the registers. To limit voltage drop or voltage transients, a small ceramic capacitor must be placed close to VINLS pin.

The output voltage is programmable using the LS_LDO bits in the registers. The LS/LDO voltage is calculated using the following equation: $V_{LSLDO} = 0.6 \text{ V} + LS_{LDOCODE} \times 100 \text{ mV}$ up to 3.7 V. All higher codes will set the output to 3.7 V.

| •••••••••••••••••••••••••••••••••••••• | | | | | | | | | | |
|--|-----------|---------------|--|--|--|--|--|--|--|--|
| I2C EN_LS_LDO | LS_CONFIG | LS/LDO OUTPUT | | | | | | | | |
| 0 | 0 | Pulldown | | | | | | | | |
| 0 | 1 | Pulldown | | | | | | | | |
| 1 | 0 | LDO | | | | | | | | |
| 1 | 1 | Load Switch | | | | | | | | |

表 9-3. LDO Mode Control

The current capability of the LDO will depend on the VINLS input voltage and the programmed output voltage. When the LS/LDO output is disabled through the register, an internal pull-down will discharge the output.

The LDO has output current limit protection, limiting the output current in the event of a short in the output. When the LDO output current limit trips and is active for at least 1 ms, the device will set a flag and send an interrupt to the host. The LDO may be set to operate as a load switch by setting the LS_SWITCH_CONFG bit. Note that in order to change the configuration the LDO must be disabled first, then the LS_SWITCH_CONFG bit is set for it to take effect. This is not the case when updating the LDO output voltage which can be done on the fly without the need of disabling the LDO first.

9.3.6 PMID Power Control

The BQ25155 offers the option to control PMID through the I 2 C PMID_MODE bits. These bits can force PMID to be supplied by BAT instead of IN, even if $V_{IN} > V_{BAT} + V_{SLP}$. They can also disconnect PMID, pulling it down or leaving it floating. $\frac{1}{8}$ 9-4 shows the expected device behavior based on the PMID_MODE setting as detailed in $\frac{1}{8}$ 9-4 below.

表 9-4. PMID_MODE Control

| PMID_MODE | DESCRIPTION | PMID SUPPLY | PMID PULL-DOWN |
|-----------|------------------------|-------------|----------------|
| 00 | 00 Normal Operation | | Off |
| 01 | 01 Force BAT Power | | Off |
| 10 | PMID Off - Floating | None | Off |
| 11 | PMID Off - Pulled Down | None | On |

Product Folder Links: BQ25155

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

$PMID_MODE = 00$

This is the default state/normal operation of the device. PMID will be powered from IN if VIN is valid or it will be powered by BAT. PMID will only be disconnected from IN or BAT and pulled down when a HW Reset occurs or the device goes into Ship Mode.

$PMID_MODE = 01$

When this configuration is set, PMID will be powered by BAT if $V_{BAT} > V_{BATUVLO}$ regardless of VIN or \overline{CE} state. This allows the host to minimize the current draw from the adapter while it is still connected to the system. If PMID_MODE = 01 is set while $V_{BAT} < V_{BATUVLO}$, the PMID_MODE = 01 setting will be ignored and the device will go to PMID_MODE = 00. If VBAT drops below VBATUVLO while PMID_MODE = 01 the device will automatically switch to PMID_MODE=00. This prevents the device from needing a POR in order to restore power to the system and allow battery charging. If PMID_MODE = 01 is set during charging, charging will be stopped and the battery will start to provide power to PMID as needed.

$PMID_MODE = 10$

When this configuration is set, PMID will be disconnected from the supply (IN or BAT) and left floating. VDD and the digital remain on and active. The LDO will be disabled. When floating, PMID can only be forced to a voltage up to VBAT level. Note that this mode can only be exited through I^2C or \overline{MR} HW Reset.

PMID MODE = 11

When this configuration is set, PMID will be disconnected from the supply (IN or BAT)and pulled down to ground. VDD and the digital remain on and active. The LDO will be disabled. Note that this mode can only be exited through I^2C or \overline{MR} HW Reset.

9.3.7 System Voltage (PMID) Regulation

The BQ25155 has a regulated system voltage output (PMID) that is programmable through I^2C . PMID regulation is only active when the adapter is connected and $V_{IN} > V_{UVLO}$, $V_{IN} > V_{BAT} _ V_{SLP}$ and $V_{IN} < V_{OVP}$. In Battery Tracking operation (PMID_REG_CTRL = 000), the PMID voltage will be regulated to about 4.7% over battery level ($V_{PMID} = V_{BAT} \times 1.047$) or 3.8 V, whichever is higher. Note that the PMID regulation target should be set to be at least 200mV higher than V_{BATREG} .

9.3.8 MR Wake and Reset Input

The $\overline{\text{MR}}$ input has three main functions in the BQ25155. First, it serves as a means to wake the device from Ship Mode. Second, it serves as a short button press detector, sending an interrupt to the host when the button driving the $\overline{\text{MR}}$ pin has been pressed for a given period of time. This allows the implementation of different functions in the end application such as menu selection and control. And finally it serves as a means to get the BQ25155 to reset the system by performing a power cycle (shut down PMID and automatically powering it back on) or go to Ship Mode after detecting a long button press. The timing for the short and long button press duration is programmable through I²C for added flexibility and allow system designers to customize the end user experience of a specific application. Note that if a specific timer duration is changed through I²C while that timer is active and has not expired, the new programmed value will be ignored until the timer expires and/or is reset by $\overline{\text{MR}}$. The $\overline{\text{MR}}$ input has an internal pull-up to BAT.

9.3.8.1 MR Wake or Short Button Press Functions

There are two programmable wake or short button press timers, WAKE1 and WAKE2. When the $\overline{\text{MR}}$ pin is held low for t_{WAKE1} the device sends an interrupt (128 µs active low pulse in the $\overline{\text{INT}}$ pin) and sets the MRWAKE1_TIMEOUT flag when it expires. If the $\overline{\text{MR}}$ pin continues to be driven low after WAKE1 and the WAKE2 timer expires, the BQ25155sends a second interrupt and sets the MRWAKE2_TIMOUT flag. WAKE1 is used as the timer to wake the device from ship mode. WAKE2's only function is to send the interrupt and has no effect on other BQ25155 functions. These flags are not cleared until they have been read by the host. Note that interrupts are only sent when the flags are set and the flags must be cleared in order for another interrupt to be sent upon $\overline{\text{MR}}$ press. The timer durations can be set through the MR_WAKEx_TIMER bits in the MRCTRL Register section.

Product Folder Links: BQ25155

Copyright © 2023 Texas Instruments Incorporated

One of the main \overline{MR} functions is to wake the device from Ship Mode when the \overline{MR} is asserted. The device will exit the Ship Mode when the \overline{MR} pin is held low for at least t_{WAKE1} . Immediately after the \overline{MR} is asserted, VDD will be enabled and the digital will start the WAKE counter. If the \overline{MR} signal remains low until after the WAKE1 timer expires, the device will power up PMID and LDO (If enabled) completing the exit from the ship mode. If the \overline{MR} signal goes high before the WAKE1 timer expires, the device will go back to the Ship Mode operation, never powering up PMID or the LDO. Note that if the \overline{MR} pin remains low after exiting Ship Mode the wake interrupts will not be sent and the long button press functions like HW reset will not occur until the \overline{MR} pin is toggled. In the case where a valid V_{IN} ($V_{IN} > V_{UVLO}$) is connected prior to WAKE1 timer expiring, the device will exit the ship mode immediately regardless of the \overline{MR} or wake timer state. $\underline{\mathbb{Z}}$ 9-3 and $\underline{\mathbb{Z}}$ 9-4 show these different scenarios.




图 9-3. MR Wake from Ship Mode (MR_LPRESS_ACTION = Ship Mode, VIN not valid)




图 9-4. MR Wake from Ship Mode - VIN Dependencies

9.3.8.2 MR Reset or Long Button Press Functions

The BQ25155 device may be configured to perform a system hardware reset (Power Cycle/Autowake), go into Ship Mode, or simply do nothing after a long button press (for example, when the $\overline{\text{MR}}$ pin is driven low until the MR_HW_RESET timer expires). The action taken by the device when the timer expires is configured through the MR_LPRESS_ACTION bits in the ICCTRL1 Register section. Once the MR_HW_RESET timer expires the device immediately performs the operation set by the MR_LPRESS_ACTION bits. The BQ25155 sends an interrupt to the host when the device detects that $\overline{\text{MR}}$ has been pressed for a period that is within $t_{\text{RESET_WARN}}$ from reaching $t_{\text{HW_RESET}}$. This may warn the host that the button has been pressed for a period close to $t_{\text{HW_RESET}}$ which would trigger a HW Reset or used as another button press timer interrupt like the WAKE1 and WAKE2 timers. This interrupt is sent before the MR_HW_RESET timer expires and sets the MRRESET_WARN flag. The $t_{\text{RESET_WARN}}$ may be set through $t_{\text{RESET_WARN}}$ bits in the MRCTRL register. The host may change the reset behavior at any time after $t_{\text{RESET_WARN}}$ bits in the MR_HW_RESET timer expiring. It may not change it however from another behavior to a HW reset (Power Cycle/Autowake) since a HW reset can be gated by other condition requirements, such as valid VIN presence (controlled by MR_RESET_VIN bit), throughout the whole duration of the button press. This flexibility allows the host to abort any reset or power shutdown to the system by overriding a long button press command.

A HW reset may also be started by setting the HW_RESET bit. Note that during a HW reset , VDD remains on.




图 9-5. MR Wake and Reset Timing with VIN Present or BAT Active Mode When MR_LPRESS_ACTION = 00




图 9-6. MR Wake and Reset Timing Active Mode When MR_LPRESS_ACTION = 1x (Ship Mode) and Only BAT is Present

9.3.9 14-Second Watchdog for HW Reset

The BQ25155 integrates a 14-second watchdog timer that makes the BQ25155 perform a HW reset/power cycle if no I^2C transaction is detected within 14 seconds of a valid adapter being connected. If the adapter is connected and the host responds with an I^2C transaction before the 14-second watchdog window expires, the part continues in normal operation. The 14-second watchdog is disabled by default and may be enabled through I^2C by setting the HWRESET 14S WD bit. 89-7 shows the basic functionality of this feature.




图 9-7. 14-Second Watchdog for HW Reset Behavior

9.3.10 Faults Conditions and Interrupts (INT)

The device contains an open-drain output that signals an interrupt and is valid only after the device has completed start-up into a valid state. If the part starts into a fault, interrupts will not be sent. The $\overline{\text{INT}}$ pin is normally in high impedance and is pulled low for 128 µs when an interrupt condition occurs. When a fault or status change occurs or any other condition that generates an interrupt such as CHARGE_DONE, a 128-µs pulse (interrupt) is sent on $\overline{\text{INT}}$ to notify the host. All interrupts may be masked through I^2C . If the interrupt condition occurs while the interrupt is masked an interrupt pulse will not be sent. If the interrupt is unmasked while the fault condition is still present, an interrupt pulse will not be sent until the $\overline{\text{INT}}$ trigger condition occurs while unmasked.



9.3.10.1 Flags and Fault Condition Response

表 9-5 below details the BQ25155 behavior when a fault condition occurs.

表 9-5. Interrupt Triggers and Fault Condition Response

| | | INTERRUPT TRIGGER | | CHARGED | - | | |
|-------------------------|---|----------------------------------|---|------------------------------|--------------------|---|---|
| FAULT / FLAG | DESCRIPTION | BASED ON STATUS BIT CHANGE | CHARGER BEHAVIOR | CHARGER SAFETY TIMER | LS/LDO BEHAVIOR | PMID BEHAVIOR | NOTES |
| CHRG_CV_FLA G | Set when charger enters Constant Voltage operation | Rising Edge | Enabled | No effect | N/A | IN powered if V _{IN} is valid | |
| CHARGE_DONE _FLAG | Set when charger reaches termination | Rising Edge | Paused- Charging resumes with VIN or CE toggle or when V _{RCH} is reached | Reset | N/A | IN powered if V _{IN} is valid | |
| IINLIM_ACTIVE_ FLAG | Set when Input Current Limit loop is active | Rising Edge | Enabled. Reduced charge current. | Doubled if option is enabled | N/A | IN powered VIN powered unless supplement mode condition is met. | |
| VDPPM_ACTIVE _FLAG | Set when DPPM loop is active | Rising Edge | Enabled. Reduced charge current. | Doubled if option is enabled | N/A | VIN powered unless supplement mode condition is met. | |
| VINDPM_ACTIV E_FLAG | Set when VINDPM loop is active | Rising Edge | Enabled. Reduced charge current. | Doubled if option is enabled | N/A | VIN powered unless supplement mode condition is met. | |
| THERMREG_AC TIVE | Set when Thermal Charge Current Foldback (Thermal Regulation) loop is active | Rising Edge | Enabled. Reduced charge current. | Doubled if option is enabled | N/A | VIN powered unless supplement mode condition is met. | |
| VIN_PGOOD_FL AG | Set when VIN changes PGOOD status | Rising and Falling Edge | If VIN_PGOOD_S TAT is low, charging is disabled. | Reset | N/A | VIN powered (if VIN_PGOOD_S TAT=1) unless PMID_MODE is not 00. | Interrupt will not be sent if device powers up with VIN_PGOOD condition and V _{BAT} < V _{BATUVLO} |
| VIN_OVP_FAUL T_FLAG | Set when V _{IN} > V _{OVP} | Rising Edge | Charging is paused until condition disappears | Reset | N/A | BAT powered | |
| BAT_OCP_FAUL T_FLAG | Set when I _{BAT} > I _{BATOCP} | Rising Edge | Disabled (BAT only condition) | N/A | N/A | Disconnect BAT | |
| BAT_UVLO_FAU LT_FLAG | Set when V _{BAT} < V _{BATUVLO} | Rising Edge | Enabled | No effect | N/A | IN powered of V _{IN} is valid | |
| TS_COLD_FLAG | Set when V _{TS} > V _{TS_COLD} | Rising Edge | Charging paused until condition is cleared | Paused | N/A | IN powered of V _{IN} is valid | |
| TS_COOL_FLA G | Set when V _{TS_COLD} > V _{TS} > V _{TS_COOL} | Rising Edge | Enabled. Reduced charge current. | Doubled if option is enabled | N/A | IN powered of V _{IN} is valid | |

表 9-5. Interrupt Triggers and Fault Condition Response (continued)

| 表 9-5. Interrupt Triggers and Fault Condition Response (continued) | | | | | | | | | | |
|--|---|--|---|-----------------------------|--|--|-------|--|--|--|
| FAULT / FLAG | DESCRIPTION | INTERRUPT TRIGGER BASED ON STATUS BIT CHANGE | CHARGER BEHAVIOR | CHARGER SAFETY TIMER | LS/LDO BEHAVIOR | PMID BEHAVIOR | NOTES | | | |
| TS_WARM_FLA G | Set when V _{TS_HOT} < V _{TS} < V _{TS_WARM} | Rising Edge | Enabled. Reduce battery regulation voltage. | No effect | N/A | IN powered of V _{IN} is valid | | | | |
| TS_HOT_FLAG | Set when V _{TS} < V _{HOT} | Rising Edge | Charging paused until condition is cleared | Paused | N/A | IN powered of V _{IN} is valid | | | | |
| ADC_READY_F LAG | Set when ADC conversion is completed | Rising Edge | N/A | N/A | N/A | N/A | | | | |
| COMP1_ALARM _FLAG | Set when ADC measurement meets programmed condition | Rising Edge | N/A | N/A | N/A | N/A | | | | |
| COMP2_ALARM _FLAG | Set when ADC measurement meets programmed condition | Rising Edge | N/A | N/A | N/A | N/A | | | | |
| COMP3_ALARM _FLAG | Set when ADC measurement meets programmed condition | Rising Edge | N/A | N/A | N/A | N/A | | | | |
| TS_OPEN_FLA G | Set when V _{TS} > V _{TS_OPEN} | Rising Edge | Charging is paused until condition disappears | Paused | N/A | N/A | | | | |
| WD_FAULT_FLA G | Set when I ² C watchdog timer expires | Rising Edge | Enabled | N/A | N/A | N/A | | | | |
| SAFETY_TMR_F AULT_FLAG | Set when safety Timer expires. Cleared after VIN or CE toggle | Rising Edge | Disabled until VIN or CE toggle | Reset after flag is cleared | N/A | IN powered of V _{IN} is valid | | | | |
| LS_LDO_OCP_F AULT_FLAG | Set when LDO output current exceeds OCP condition | Rising Edge | N/A | N/A | Enabled (host must take action to disable the LDO if desired) | N/A | | | | |
| MRWAKE1_TIM EOUT_FLAG | Set when MR is low for at least t _{WAKE1} | Rising Edge | N/A | N/A | N/A | N/A | | | | |
| MRWAKE2_TIM EOUT_FLAG | Set when MR is low for at least t _{WAKE2} | Rising Edge | N/A | N/A | N/A | N/A | | | | |
| MRRESET_WAR N_FLAG | Set when MR is low for at least t _{RESETWARN} | Rising Edge | N/A | N/A | N/A | N/A | | | | |

表 9-5. Interrupt Triggers and Fault Condition Response (continued)

| FAULT / FLAG | DESCRIPTION | INTERRUPT TRIGGER BASED ON STATUS BIT CHANGE | CHARGER BEHAVIOR | CHARGER SAFETY TIMER | LS/LDO BEHAVIOR | PMID BEHAVIOR | NOTES |
|--------------|---|--|---------------------|-------------------------|--------------------|------------------|-------|
| TSHUT | No flag. Die temperature exceeds thermal shutdown threshold is reached | N/A | Disabled | Disabled | Disabled | Disabled | |

9.3.11 Power Good (PG) Pin

The \overline{PG} pin is an open-drain output that by default indicates when a valid IN supply is present. It may also be configured to be a general purpose output (GPO) controlled through I²C or to be a level shifted version of the \overline{MR} input signal. Connect \overline{PG} to the desired logic voltage rail using a 1-k Ω to 100-k Ω resistor, or use with an LED for visual indication. Below is the description for each configuration:

- In its default state, \overline{PG} pulls to GND when the following conditions are met: $V_{IN} > V_{UVLO}$, $V_{IN} > V_{BAT} + V_{SLP}$ and $V_{IN} < V_{IN}$ ovp. \overline{PG} is high impedance when the input power is not within specified limits.
- \overline{MR} shifted (MRS) output when the PG_MODE bits are set to 01. \overline{PG} is high impedance when the \overline{MR} input is high, and \overline{PG} pulls to GND when the \overline{MR} input is low.
- General purpose open drain output when setting the PG_MODE bits to 1x. The state of the \overline{PG} pin is then controlled through the GPO_PG bit, where if GPO_PG is 0, the \overline{PG} pin is pulled to GND and if it is 1, the \overline{PG} pin is in high impedance.

9.3.12 External NTC Monitoring (TS)

The I^2C interface allows the user to easily implement the JEITA standard for systems where the battery pack thermistor is monitored by the host. Additionally, the device provides a flexible voltage based TS input for monitoring the battery pack NTC thermistor. The NTC thermistor is biased by the device with I_{TS_BIAS} and the resulting voltage at TS is monitored to determine that the battery is at a safe temperature during charging. The TS pin is not biased continuously, instead it is biased only when the voltage at the pin is being sampled (for about 25ms in 225ms intervals when VIN is present. Note that the TS biasing cannot be disabled when VIN is present.

The part can be configured to meet JEITA requirements or a simpler HOT/COLD function only. Additionally, the TS charger control function can be disabled. To satisfy the JEITA requirements, four temperature thresholds are monitored: the cold battery threshold, the cool battery threshold, the warm battery threshold, and the hot battery threshold. These temperatures correspond to the V_{COLD} , V_{COOL} , V_{WARM} , and V_{HOT} thresholds in the Electrical Characteristics table. Charging and safety timers are suspended when $V_{TS} < V_{HOT}$ or $V_{TS} > V_{COLD}$. When $V_{COOL} < V_{TS} < V_{COLD}$, the charging current is reduced to the value programmed in the TS_FASTCHGCTRL register. Note that the current steps for fast charge in the COOL region, just as those in normal fast charge, are multiples of the fast charge LSB value (1.25 mA by default). So in the case where the calculated scaled down current for the COOL region falls in between charge current steps, the device will round down the charge current to the nearest step. For example, if the fast charge current is set for 15 mA (ICHG = 1100) and TS_FASTCHARGE =111 (0.125*ICHG), the charge current in the COOL region will be 1.25 mA instead of the calculated 1.85 mA.

When V_{HOT} < V_{TS} < V_{WARM} , the battery regulation voltage is reduced to the value programmed in the TS_FASTCHGCTRL register.

Regardless of whether the part is configured for JEITA, HOT/COLD, or disabled, when a TS fault occurs, a 128µs pulse is sent on the INT output, and the FAULT bits of the register are updated over I²C. The FAULT bits are not cleared until they are read over I²C. This allows the host processor to take action if a different behavior than the pre-set function is needed. Alternately, the TS pin voltage can be read by the host if VIN is present or when BAT is present, so the appropriate action can be taken by the host.


Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

9.3.12.1 TS Thresholds

The BQ25155 monitors the TS voltage and sends an interrupt to the host whenever it crosses the V_{HOT}, V_{WARM}, V_{COOL} and V_{COLD} thresholds which correspond to different temperature thresholds based on the NTC resistance and biasing. These thresholds may be adjusted through I2C by the host. The device will also disable charging if TS pin exceeds the V_{TS OPEN} threshold.

The TS biasing circuit is shown in <a>\bigsig 9-8. The ADC range is set to 1.2 V. Note that the respective V_{TS} and hence ADC reading for T_{COLD} (0°C), T_{COOL} (10°C), T_{WARM} (45°C) and T_{HOT} (60°C) changes for every NTC, therefore the threshold values may need to be adjusted through I²C based on the supported NTC type.



 $R_{PARALLEL} = R_{NTC@25C}$

图 9-8. TS Bias Functional Diagram

The BQ25155 supports by default the following thresholds for a 10-K Ω NTC.

表 9-6. TS Thresholds for 10-K Ω Thermistor

| THRESHOLD | TEMPERATURE (°C) | VTS (V) |
|-----------|------------------|---------|
| Open | | >0.9 |
| Cold | 0 | 0.585 |
| Cool | 10 | 0.514 |
| Warm | 45 | 0.265 |
| Hot | 60 | 0.185 |

For accurate temperature thresholds a 10-K Ω NTC with a 3380 B-constant should be used (Murata NCP03XH103F05RL for example) with a parallel 10-K Ω resistor. Each threshold can be programmed via I²C through the TS_COLD, TS_COOL, TS_WARM and TS_HOT registers. The value in the registers corresponds to the 8 MSBs in the TS ADC output code.

9.3.13 External NTC Monitoring (ADCIN)

The ADCIN pin can be configured through I²C to support NTC measurements without the need of an external biasing circuit. In this mode, the ADCIN pin is biased and monitored in the same manner as the TS pin. Measurement data can be read by selecting one of the ADC data slots to read the ADCIN.

9.3.14 I²C Interface

The BQ25155 device uses a fully compliant I²C interface to program and read control parameters, status bits, and so on. I²C is a 2-wire serial interface developed by Philips Semiconductor (see I²C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I²C compatible devices connect to the I²C bus through open drain I/O pins, SDA and SCL. A master device, usually a micro-controller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The BQ25155 works as a slave and supports the following data transfer modes, as defined in the I²C Bus Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements.

Register contents remain intact as long as VBAT or VIN voltages remains above their respective UVLO levels.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The BQ25155 device 7-bit address is 0×6B (shifted 8-bit address is 0xD6).

9.3.14.1 F/S Mode Protocol




图 9-9. START and STOP Condition

The master then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see § 9-10). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see § 9-11) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.




图 9-10. Bit Transfer on the Serial Interface

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see § 9-9). This releases the bus and stops the communication link with the addressed slave. All I²C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the master needs to send a STOP condition to prevent the slave I²C logic from remaining in an incorrect state. Attempting to read data from register addresses not listed in this section will result in FFh being read out.




图 9-11. Acknowledge on the I²C Bus






图 9-12. Bus Protocol

9.4 Device Functional Modes

The BQ25155 has four main modes of operation: Active Battery Mode, Low Power Mode and Ship Mode which are battery only modes and Charge/Adapter Mode when a supply is connected to IN. 表 9-7 below summarizes the functions that are active for each operation mode. Each mode is discussed in further detail in the following sections in addition to the device's power-up/down sequences.

表 9-7. Function Availability Based on Primary Mode of Operation

| FUNCTION | CHARGE/ ADAPTER MODE | SHIP MODE | LOW POWER MODE | ACTIVE BATTERY MODE |
|------------------|-------------------------|-----------|-------------------|---------------------|
| VOVP | Yes | No | Yes | Yes |
| VUVLO | Yes | Yes | Yes | Yes |
| BATOCP | Yes | No | No | Yes |
| BATUVLO | Yes | No | Yes | Yes |
| VINDPM | If enabled | No | No | No |
| DPPM | If enabled | No | No | No |
| VDD | Yes | No | Yes | Yes |
| LS/LDO | Yes | No | If enabled | If enabled |
| BATFET | Yes | No | Yes | Yes |
| TS Measurement | Yes | No | No | If enabled |
| Battery Changing | If enabled | No | No | No |
| ILIM | Yes (Register Value) | No | No | No |
| MR input | Yes | Yes | Yes | Yes |
| TP input | No | No | Yes | Yes |
| ĪNT output | Yes | No | No | Yes |
| I ² C | Yes | No | No | Yes |
| CE input | Yes | No | No | No |
| ADC | Yes | No | No | Yes |

9.4.1 Ship Mode

Ship Mode is the lowest quiescent current state for the device. Ship Mode latches off the device and BAT FET until $V_{IN} > V_{UVLO}$ or the \overline{MR} button is depressed for t_{WAKE1} and released. Ship mode can be entered regardless of the state of \overline{CE} . The device will also enter Ship Mode upon battery insertion when no valid VIN is present. If the EN_SHIPMODE is written to a 1 while a valid input supply is connected, the device will wait until the IN supply is removed to enter ship mode. If the \overline{MR} pin is held low when the EN_SHIPMODE bit is set, the device will wait until the \overline{MR} pin goes high before entering Ship Mode. $\boxed{8}$ 9-13 shows this behavior. The battery voltage must be above the maximum programmable $V_{BATUVLO}$ threshold in order to exit Ship Mode with \overline{MR} press. The EN_SHIPMODE bit can be cleared using the I²C interface while the VIN input is valid. The EN_SHIPMODE bit is not cleared upon the I²C watchdog expiring, this means that if watchdog timer fault occurs while the EN_SHIPMODE bit is set and the device is waiting to go into Ship Mode because V_{IN} is present or \overline{MR} is low, the device will still proceed to go into Ship Mode once those conditions are cleared. The following list shows the functions that are active during Ship Mode:

- VIN_UVLO Comparator
- MR Input






图 9-13. Ship Mode Entry Based On EN_SHIPMODE bit

9.4.2 Low Power

Low Power mode is a low quiescent current state while operating from the battery. The device will operate in low power mode when the \overline{LP} pin is set low, $V_{IN} < V_{UVLO}$, \overline{MR} pin is high and all I²C transactions and interrupts that started while in the Active Battery or Charging Modes have been completed and sent. During LP mode the VDD output is powered by BAT, the \overline{MR} inputs are active and the I²C and ADC are disabled. All other circuits, such as oscillators, are in a low power or off state. The LS/LDO outputs will remain in the state set by the EN_LS_LDO bit prior to entering Low Power Mode. The device exits LP Mode when the \overline{LP} pin is set high or $V_{IN} > V_{UVIO}$.

In the case that a faulty adapter with $V_{IN} > V_{OVP}$ is connected to the device while \overline{LP} pin is low, the device will be powered from the battery, but will operate in Active battery mode instead of Low Power mode regardless of the \overline{LP} pin state.

When \overline{MR} is held low while \overline{LP} is low, the device will enter Active Battery Mode, this allows for the internal clocks of the device to be running and allow the \overline{MR} long button press HW reset. I²C operation is also possible during this condition. Note that as soon as the \overline{MR} input is released and goes high, the device will go back to LP Mode tuning off all clocks. Note that if a HW reset has occurred while \overline{LP} is low, \overline{MR} must remain low until the power cycle has completed (PMID and LDO enable) to allow completion of the power up sequence.

9.4.3 Active Battery

When the device is out of Ship Mode and battery is above $V_{BATUVLO}$ with no valid input source, the battery discharge FET is turned on connecting PMID to the battery. The current flowing from BAT to PMID is not regulated, but it is monitored by the battery over-current protection (OCP) circuitry. If the battery discharge current exceed the OCP threshold, the battery discharge FET will be turned off as detailed in the \ddagger 9.3.2.4.

If only battery is connected and the battery voltage goes below $V_{BATUVLO}$, the battery discharge FET is turned off. To provide designers the most flexibility in optimizing their system, an adjustable BATUVLO is provided. Deeper discharge of the battery enables longer times between charging, but may shorten the battery life. The BATUVLO is adjustable with a fixed 150-mV hysteresis.

9.4.4 Charger/Adapter Mode

This mode is active when $V_{IN} > V_{UVLO}$. In this mode the ADC is enabled and continuously running conversions on all channels. If the supply at IN is valid and above the V_{IN_DPM} level, PMID will be powered by the supply connected to IN. The device will charge the battery, if charging is enabled, until termination has occurred.

9.4.5 Power-Up/Down Sequencing

The power-up and power-down sequences for the BQ25155 are shown below. Upon V_{IN} insertion, VIN> V_{UVLO} , the device wakes up, powering the VDD rail. If $V_{IN} > V_{BAT} + V_{SLP}$ and $V_{IN} < V_{OVP}$, PMID will be powered by VIN and if $V_{IN} > V_{IN}$ ppm charging will start if enabled.

In the case where $V_{IN} < V_{UVLO}$ and the battery is inserted ($V_{BAT} > V_{BATUVLO}$), the device will immediately enter Ship Mode unless \overline{MR} is held low. Upon battery insertion the VDD rail will come up to allow the device to check the \overline{MR} state and if \overline{MR} is high VDD will immediately be disabled and the device will enter Ship Mode. If \overline{MR} is low, the device will start the WAKE timer and power up PMID and other rails if \overline{MR} is held low for longer than t_{WAKE1} .




图 9-14. BQ25155 Wake-Up Upon Supply Insertion






图 9-15. BQ25155 Wake-Up Upon Battery Insertion

English Data Sheet: SLUSDO1

9.5 Register Map

The device 7-bit address I^2C is 0x6B (shifted 8-bit address is 0xD6). For easy configuration use of the *BQ25155* Setup Guide Tool is recommended.

9.5.1 I²C Registers

 $\frac{1}{2}$ 9-8 lists the memory-mapped registers for the I²C registers. All register offset addresses not listed in $\frac{1}{2}$ 9-8 should be considered as reserved locations and the register contents should not be modified.

表 9-8. I²C Registers

| Address | Acronym | Register Name | Section |
|---------|------------------|--|---------|
| 0x0 | STAT0 | Charger Status 0 | Go |
| 0x1 | STAT1 | Charger Status 1 | Go |
| 0x2 | STAT2 | ADC Status | Go |
| 0x3 | FLAG0 | Charger Flags 0 | Go |
| 0x4 | FLAG1 | Charger Flags 1 | Go |
| 0x5 | FLAG2 | ADC Flags | Go |
| 0x6 | FLAG3 | Timer Flags | Go |
| 0x7 | MASK0 | Interrupt Masks 0 | Go |
| 0x8 | MASK1 | Interrupt Masks 1 | Go |
| 0x9 | MASK2 | Interrupt Masks 2 | Go |
| 0xA | MASK3 | Interrupt Masks 3 | Go |
| 0x12 | VBAT_CTRL | Battery Voltage Control | Go |
| 0x13 | ICHG_CTRL | Fast Charge Current Control | Go |
| 0x14 | PCHRGCTRL | Pre-Charge Current Control | Go |
| 0x15 | TERMCTRL | Termination Current Control | Go |
| 0x16 | BUVLO | Battery UVLO and Current Limit Control | Go |
| 0x17 | CHARGERCTRL0 | Charger Control 0 | Go |
| 0x18 | CHARGERCTRL1 | Charger Control 1 | Go |
| 0x19 | ILIMCTRL | Input Corrent Limit Control | Go |
| 0x1D | LDOCTRL | LDO Control | Go |
| 0x30 | MRCTRL | MR Control | Go |
| 0x35 | ICCTRL0 | IC Control 0 | Go |
| 0x36 | ICCTRL1 | IC Control 1 | Go |
| 0x37 | ICCTRL2 | IC Control 2 | Go |
| 0x40 | ADCCTRL0 | ADC Control 0 | Go |
| 0x41 | ADCCTRL1 | ADC Control 1 | Go |
| 0x42 | ADC_DATA_VBAT_M | ADC VBAT Measurement MSB | Go |
| 0x43 | ADC_DATA_VBAT_L | ADC VBAT Measurement LSB | Go |
| 0x44 | ADC_DATA_TS_M | ADC TS Measurement MSB | Go |
| 0x45 | ADC_DATA_TS_L | ADC TS Measurement LSB | Go |
| 0x46 | ADC_DATA_ICHG_M | ADC ICHG Measurement MSB | Go |
| 0x47 | ADC_DATA_ICHG_L | ADC ICHG Measurement LSB | Go |
| 0x48 | ADC_DATA_ADCIN_M | ADC ADCIN Measurement MSB | Go |
| 0x49 | ADC_DATA_ADCIN_L | ADC ADCIN Measurement LSB | Go |
| 0x4A | ADC_DATA_VIN_M | ADC VIN Measurement MSB | Go |
| 0x4B | ADC_DATA_VIN_L | ADC VIN Measurement LSB | Go |
| 0x4C | ADC_DATA_PMID_M | ADC VPMID Measurement MSB | Go |
| 0x4D | ADC_DATA_PMID_L | ADC VPMID Measurement LSB | Go |
| | | | |



表 9-8. I²C Registers (continued)

| Address | Acronym | Register Name | Section |
|---------|------------------|--------------------------------|---------|
| 0x4E | ADC_DATA_IIN_M | ADC IIN Measurement MSB | Go |
| 0x4F | ADC_DATA_IIN_L | ADC IIN Measurement LSB | Go |
| 0x52 | ADCALARM_COMP1_M | ADC Comparator 1 Threshold MSB | Go |
| 0x53 | ADCALARM_COMP1_L | ADC Comparator 1 Threshold LSB | Go |
| 0x54 | ADCALARM_COMP2_M | ADC Comparator 2 Threshold MSB | Go |
| 0x55 | ADCALARM_COMP2_L | ADC Comparator 2 Threshold LSB | Go |
| 0x56 | ADCALARM_COMP3_M | ADC Comparator 3 Threshold MSB | Go |
| 0x57 | ADCALARM_COMP3_L | ADC Comparator 3 Threshold LSB | Go |
| 0x58 | ADC_READ_EN | ADC Channel Enable | Go |
| 0x61 | TS_FASTCHGCTRL | TS Charge Control | Go |
| 0x62 | TS_COLD | TS Cold Threshold | Go |
| 0x63 | TS_COOL | TS Cool Threshold | Go |
| 0x64 | TS_WARM | TS Warm Threshold | Go |
| 0x65 | TS_HOT | TS Hot Threshold | Go |
| 0x6F | DEVICE_ID | Device ID | Go |

Complex bit access types are encoded to fit into small table cells. $\frac{1}{2}$ 9-9 shows the codes that are used for access types in this section.

表 9-9. I²C Access Type Codes

| 12 3-3.1 O Access Type Codes | | | | | | | | |
|------------------------------|--------|--|--|--|--|--|--|--|
| Access Type | Code | Description | | | | | | |
| Read Type | | | | | | | | |
| R | R | Read | | | | | | |
| RC | C R | to Clear Read | | | | | | |
| Write Type | | | | | | | | |
| W | W | Write | | | | | | |
| Reset or Default Value | | | | | | | | |
| -n | | Value after reset or the default value | | | | | | |

Product Folder Links: BQ25155

9.5.1.1 STAT0 Register (Address = 0x0) [reset = X]

STAT0 is shown in 图 9-16 and described in 表 9-10.

Return to Summary Table.

图 9-16. STAT0 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|------------------|----------------------|------------------------|-----------------------|------------------------|--------------------------|--------------------|
| RESERVED | CHRG_CV_ST AT | CHARGE_DON E_STAT | IINLIM_ACTIVE _STAT | VDPPM_ACTIV E_STAT | VINDPM_ACTI VE_STAT | THERMREG_A CTIVE_STAT | VIN_PGOOD_S TAT |
| R-X | R-X | R-X | R-X | R-X | R-X | R-X | R-X |

表 9-10. STATO Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------------|------|-------|---|
| | | | | |
| 7 | RESERVED | R | X | Reserved |
| 6 | CHRG_CV_STAT | R | X | Constant Voltage Charging Mode (Taper Mode) Status |
| | | | | 1b0 = Not Active |
| | | | | 1b1 = Active |
| 5 | CHARGE_DONE_STAT | R | Х | Charge Done Status |
| | | | | 1b0 = Not Active |
| | | | | 1b1 = Active |
| 4 | IINLIM_ACTIVE_STAT | R | Х | Input Current Limit Status |
| | | | | 1b0 = Not Active |
| | | | | 1b1 = Active |
| 3 | VDPPM_ACTIVE_STAT | R | Х | DPPM Status |
| | | | | 1b0 = Not Active |
| | | | | 1b1 = Active |
| 2 | VINDPM_ACTIVE_STAT | R | Х | VINDPM Status |
| | | | | 1b0 = Not Active |
| | | | | 1b1 = Active |
| 1 | THERMREG_ACTIVE_ST | R | Х | Thermal Regulation Status |
| | AT | | | 1b0 = Not Active |
| | | | | 1b1 = Active |
| 0 | VIN_PGOOD_STAT | R | Х | VIN Power Good Status |
| | | | | 1b0 = Not Good |
| | | | | $1b1 = V_{IN} > V_{UVLO}$ and $V_{IN} > V_{BAT} + V_{SLP}$ and $V_{IN} < V_{OVP}$ |

9.5.1.2 STAT1 Register (Address = 0x1) [reset = X]

STAT1 is shown in 图 9-17 and described in 表 9-11.

Return to Summary Table.

图 9-17. STAT1 Register




表 9-11. STAT1 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------------|---|-------|--|
| 7 | VIN_OVP_FAULT_STAT | R | X | VIN Overvoltage Status 1b0 = Not Active 1b1 = Active |
| 6 | RESERVED | R | Х | Reserved |
| 5 | BAT_OCP_FAULT_STAT | R | Х | Battery Over-Current Protection Status 1b0 = Not Active 1b1 = Active |
| 4 | BAT_UVLO_FAULT_STAT | 1b0 = V _{BAT} > V _{BATUVLO} | | , , |
| 3 | TS_COLD_STAT | R | Х | TS Cold Status - V _{TS} > V _{COLD} (charging suspended) 1b0 = Not Active 1b1 = Active |
| 2 | TS_COOL_STAT | R | Х | TS Cool Status - V _{COOL} < V _{TS} < V _{COLD} (charging current reduced by value set by TS_Registers) 1b0 = Not Active 1b1 = Active |
| 1 | TS_WARM_STAT | R | Х | TS Warm - V _{WARM} > V _{TS} >V _{HOT} (charging voltage reduced by value set by TS_Registers) 1b0 = Not Active 1b1 = Active |
| 0 | TS_HOT_STAT | R | Х | TS Hot Status - V _{TS} < V _{HOT} (charging suspended) 1b0 = Not Active 1b1 = Active |

Submit Document Feedback Copyright © 2

English Data Sheet: SLUSDO1

9.5.1.3 STAT2 Register (Address = 0x2) [reset = X]

STAT2 is shown in 89-18 and described in 89-12.

Return to Summary Table.

图 9-18. STAT2 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----------------------|----------------------|----------------------|---|----------|---|------------------|
| RESERVED | COMP1_ALAR M_STAT | COMP2_ALAR M_STAT | COMP3_ALAR M_STAT | | RESERVED | | TS_OPEN_STA T |
| R-X | R-X | R-X | R-X | | R-X | | R-X |

表 9-12. STAT2 Register Field Descriptions

| Bit Field Type Reset Description | | | | | | | | | | |
|----------------------------------|------------------|------|-------|--|--|--|--|--|--|--|
| Bit | Field | туре | Reset | Description | | | | | | |
| 7 | RESERVED | R | X | Reserved | | | | | | |
| 6 | COMP1_ALARM_STAT | R | X | COMP1 Status 1b0 = Selected ADC measurement does not meet condition set by 1_ADCALARM_ABOVE bit 1b1 = Selected ADC measurement meets condition set by 1_ADCALARM_ABOVE bit | | | | | | |
| 5 | COMP2_ALARM_STAT | R | X | COMP2 Status 1b0 = Selected ADC measurement does not meet condition set by 2_ADCALARM_ABOVE bit 1b1 = Selected ADC measurement meets condition set by 2_ADCALARM_ABOVE bit | | | | | | |
| 4 | COMP3_ALARM_STAT | R | х | COMP3 Status 1b0 = Selected ADC measurement does not meet condition set by 1_ADCALARM_ABOVE bit 1b1 = Selected ADC measurement meets condition set by 2_ADCALARM_ABOVE bit | | | | | | |
| 3-1 | RESERVED | R | Х | Reserved | | | | | | |
| 0 | TS_OPEN_STAT | R | X | TS Open Status 1b0 = V _{TS} < V _{OPEN} 1b1 = V _{TS} > V _{OPEN} | | | | | | |

9.5.1.4 FLAG0 Register (Address = 0x3) [reset = 0x0]

Return to Summary Table.

Clear on Read

图 9-19. FLAG0 Register

| | | | | • | | | |
|----------|------------------|----------------------|------------------------|-----------------------|------------------------|--------------------------|--------------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | CHRG_CV_FL AG | CHARGE_DON E_FLAG | IINLIM_ACTIVE _FLAG | VDPPM_ACTIV E_FLAG | VINDPM_ACTI VE_FLAG | THERMREG_A CTIVE_FLAG | VIN_PGOOD_F LAG |
| RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 |

表 9-13. FLAG0 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------------------|------|-------|--|
| 7 | RESERVED | RC | 1b0 | Reserved |
| 6 | CHRG_CV_FLAG | RC | 1b0 | Constant Voltage Charging Mode (Taper Mode) Flag 1b0 = CV Mode Entry not detected 1b1 = CV Mode Entry detected |
| 5 | CHARGE_DONE_FLAG | RC | 1b0 | Charge Done Flag 1b0 = Charge Done (Termination) not detected 1b1 = Charge Done (Termination) detected |
| 4 | IINLIM_ACTIVE_FLAG | RC | 1b0 | Input Current Limit Flag 1b0 = Input Current Limit not detected 1b1 = Input Current Limit detected |
| 3 | VDPPM_ACTIVE_FLAG | RC | 1b0 | DPPM Flag 1b0 = DPPM operation not detected 1b1 = DPPM operation detected |
| 2 | VINDPM_ACTIVE_FLAG | RC | 1b0 | VINDPM Flag 1b0 = VINDPM operation not detected 1b1 = VIINDPM operation detected |
| 1 | THERMREG_ACTIVE_FL AG | RC | 1b0 | Thermal Regulation Flag 1b0 = Thermal Regulation not detected 1b1 = Thermal Regulation detected |
| 0 | VIN_PGOOD_FLAG | RC | 1b0 | VIN Power Good Flag 1b0 = No change in VIN Power Good Status 1b1 = Change in VIN Power Good Status detected. |

Product Folder Links: BQ25155

9.5.1.5 FLAG1 Register (Address = 0x4) [reset = 0x0]

FLAG1 is shown in 图 9-20 and described in 表 9-14.

Return to Summary Table.

Clear on Read

图 9-20. FLAG1 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------------|----------|------------------------|-------------------------|------------------|------------------|------------------|-------------|
| VIN_OVP_FAU LT_FLAG | RESERVED | BAT_OCP_FAU LT_FLAG | BAT_UVLO_FA ULT_FLAG | TS_COLD_FLA G | TS_COOL_FLA G | TS_WARM_FL AG | TS_HOT_FLAG |
| RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 |

表 9-14. FLAG1 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------------|------|-------|---|
| 7 | VIN_OVP_FAULT_FLAG | RC | 1b0 | VIN Over Voltage Fault Flag 1b0 = No overvoltage condition detected 1b1 = VIN overvoltage condition detected |
| 6 | RESERVED | RC | 1b0 | Reserved |
| 5 | BAT_OCP_FAULT_FLAG | RC | 1b0 | Battery Over Current Protection Flag 1b0 = No Battery Over Current condition detected 1b1 = Battery Over Current condition detected |
| 4 | BAT_UVLO_FAULT_FLAG | RC | 1b0 | Battery Under Voltage Flag 1b0 = Battery below BATUVLO condition detected 1b1 = No Battery below BATUVLO condition detected |
| 3 | TS_COLD_FLAG | RC | 1b0 | TS Cold Region Entry Flag 1b0 = TS Cold Region Entry not detected 1b1 = TS Cold Region Entry detected |
| 2 | TS_COOL_FLAG | RC | 1b0 | TS Cool Region Entry Flag 1b0 = TS Cool Region Entry not detected 1b1 = TS Cool Region Entry detected |
| 1 | TS_WARM_FLAG | RC | 1b0 | TS Warm Region Entry Flag 1b0 = TS Warm Region Entry not detected 1b1 = TS Warm Region Entry detected |
| 0 | TS_HOT_FLAG | RC | 1b0 | TS Hot Region Entry Flag 1b0 = TS Hot Region Entry not detected 1b1 = TS Hot Region Entry detected |



9.5.1.6 FLAG2 Register (Address = 0x5) [reset = 0x0]

FLAG2 is shown in 图 9-21 and described in 表 9-15.

Return to Summary Table.

Clear on Read

图 9-21. FLAG2 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|----------------------|----------------------|----------------------|---|----------|---|------------------|
| ADC_READY_ FLAG | COMP1_ALAR M_FLAG | COMP2_ALAR M_FLAG | COMP3_ALAR M_FLAG | | RESERVED | | TS_OPEN_FLA G |
| RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | | RC-3b000 | | RC-1b0 |

表 9-15. FLAG2 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|------------------|------|-------|---|
| 7 | ADC_READY_FLAG | RC | 1b0 | ADC Ready Flag 1b0 = No ADC conversion completed since last flag read 1b1 = ADC Conversion Completed |
| 6 | COMP1_ALARM_FLAG | RC | 160 | ADC COMP1 Threshold Flag 1b0 = No threshold crossing detected 1b1 = Selected ADC measurement crossed condition set by 1_ADCALARM_ABOVE bit |
| 5 | COMP2_ALARM_FLAG | RC | 1b0 | ADC COMP2 Threshold Flag 1b0 = No threshold crossing detected 1b1 = Selected ADC measurement crossed condition set by 2_ADCALARM_ABOVE bit |
| 4 | COMP3_ALARM_FLAG | RC | 160 | ADC COMP3 Threshold Flag 1b0 = No threshold crossing detected 1b1 = Selected ADC measurement crossed condition set by 3_ADCALARM_ABOVE bit |
| 3-1 | RESERVED | RC | 3b000 | Reserved |
| 0 | TS_OPEN_FLAG | RC | 1b0 | TS Open Flag 1b0 = No TS Open fault detected 1b1 = TS Open fault detected |

Product Folder Links: BQ25155

9.5.1.7 FLAG3 Register (Address = 0x6) [reset = 0x0]

FLAG3 is shown in 图 9-22 and described in 表 9-16.

Return to Summary Table.

Clear on Read

图 9-22. FLAG3 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-------------------|---------------------------|------------------------|----------|--------------------------|--------------------------|-----------------------|
| RESERVED | WD_FAULT_FL AG | SAFETY_TMR_ FAULT_FLAG | LDO_OCP_FA ULT_FLAG | RESERVED | MRWAKE1_TI MEOUT_FLAG | MRWAKE2_TI MEOUT_FLAG | MRRESET_WA RN_FLAG |
| RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 | RC-1b0 |

表 9-16. FLAG3 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------------------|------|-------|--|
| 7 | RESERVED | RC | 1b0 | Reserved |
| 6 | WD_FAULT_FLAG | RC | 1b0 | Watchdog Fault Flag 1b0 = Watchdog Timer not expired 1b1 = Watchdog Timer expired |
| 5 | SAFETY_TMR_FAULT_F LAG | RC | 1b0 | Safety Timer Fault Flag 1b0 = Safety Timer not expired 1b1 = Safety Timer Expired |
| 4 | LDO_OCP_FAULT_FLAG | RC | 1b0 | LDO Over Current Fault 1b0 = LDO Normal 1b1 = LDO Over current fault detected |
| 2 | MRWAKE1_TIMEOUT_FL AG | RC | 1b0 | MR Wake 1 Timer Flag 1b0 = MR Wake 1 timer not expired 1b1 = MR Wake 1 timer expired |
| 1 | MRWAKE2_TIMEOUT_FL AG | RC | 1b0 | MR Wake 2 Timer Flag 1b0 = MR Wake 2 timer not expired 1b1 = MR Wake 2 timer expired |
| 0 | MRRESET_WARN_FLAG | RC | 1b0 | MR Reset Warn Timer Flag 1b0 = MR Reset Warn timer not expired 1b1 = MR Reset Warn timer expired |

9.5.1.8 MASK0 Register (Address = 0x7) [reset = 0x0]

MASK0 is shown in 图 9-23 and described in 表 9-17.

Return to Summary Table.

图 9-23. MASK0 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|------------------|----------------------|------------------------|-----------------------|------------------------|--------------------------|--------------------|
| RESERVED | CHRG_CV_MA SK | CHARGE_DON E_MASK | IINLIM_ACTIVE _MASK | VDPPM_ACTIV E_MASK | VINDPM_ACTI VE_MASK | THERMREG_A CTIVE_MASK | VIN_PGOOD_ MASK |
| R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 |

表 9-17. MASK0 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------------------|------|-------|--|
| 7 | RESERVED | R/W | 1b0 | Reserved 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 6 | CHRG_CV_MASK | R/W | 1b0 | Mask for CHRG_CV interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 5 | CHARGE_DONE_MASK | R/W | 1b0 | Mask for CHARGE_DONE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 4 | IINLIM_ACTIVE_MASK | R/W | 1b0 | Mask for IINLIM_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 3 | VDPPM_ACTIVE_MASK | R/W | 1b0 | Mask for VDPPM_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 2 | VINDPM_ACTIVE_MASK | R/W | 1b0 | Mask for VINDPM_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 1 | THERMREG_ACTIVE_M ASK | R/W | 1b0 | Mask for THERMREG_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 0 | VIN_PGOOD_MASK | R/W | 1b0 | Mask for VIN_PGOOD interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |

Product Folder Links: BQ25155

9.5.1.9 MASK1 Register (Address = 0x8) [reset = 0x0]

MASK1 is shown in 图 9-24 and described in 表 9-18.

Return to Summary Table.

图 9-24. MASK1 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------------|----------|------------------------|-------------------------|------------------|------------------|------------------|-----------------|
| VIN_OVP_FAU LT_MASK | RESERVED | BAT_OCP_FAU LT_MASK | BAT_UVLO_FA ULT_MASK | TS_COLD_MA SK | TS_COOL_MA SK | TS_WARM_MA SK | TS_HOT_MAS K |
| R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 |

表 9-18. MASK1 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------------|------|-------|---|
| 7 | VIN_OVP_FAULT_MASK | R/W | 1b0 | Mask for VIN_OVP_FAULT interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 6 | RESERVED | R/W | 1b0 | Reserved |
| 5 | BAT_OCP_FAULT_MASK | R/W | 1b0 | Mask for BAT_OCP_FAULT interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 4 | BAT_UVLO_FAULT_MAS | R/W | 1b0 | Mask for BAT_UVLO_FAULT interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 3 | TS_COLD_MASK | R/W | 1b0 | Mask for TS_COLD interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 2 | TS_COOL_MASK | R/W | 1b0 | Mask for TS_COOL interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 1 | TS_WARM_MASK | R/W | 1b0 | Mask for TS_WARM interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 0 | TS_HOT_MASK | R/W | 1b0 | Mask for TS_HOT interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |

9.5.1.10 MASK2 Register (Address = 0x9) [reset = 0x71]

MASK2 is shown in 图 9-25 and described in 表 9-19.

Return to Summary Table.

图 9-25. MASK2 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|----------------------|----------------------|----------------------|---|-----------|---|------------------|
| ADC_READY_ FLAG | COMP1_ALAR M_FLAG | COMP2_ALAR M_FLAG | COMP3_ALAR M_FLAG | | RESERVED | | TS_OPEN_MA SK |
| R/W-1b0 | R/W-1b1 | R/W-1b1 | R/W-1b1 | | R/W-3b000 | | R/W-1b1 |

表 9-19. MASK2 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|------------------|------|-------|--|
| 7 | ADC_READY_MASK | R/W | 1b0 | Mask for ADC_READY Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 6 | COMP1_ALARM_MASK | R/W | 1b1 | Mask for COMP1_ALARM Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 5 | COMP2_ALARM_MASK | R/W | 1b1 | Mask for COMP2_ALARM Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 4 | COMP3_ALARM_MASK | R/W | 1b1 | Mask for COMP3_ALARM Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 3-1 | RESERVED | R/W | 3b000 | Reserved |
| 0 | TS_OPEN_MASK | R/W | 1b1 | Mask for TS_OPEN Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |

Product Folder Links: BQ25155

9.5.1.11 MASK3 Register (Address = 0xA) [reset = 0x0]

MASK3 is shown in 图 9-26 and described in 表 9-20.

Return to Summary Table.

图 9-26. MASK3 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-------------------|---------------------------|------------------------|----------|--------------------------|--------------------------|-----------------------|
| RESERVED | WD_FAULT_M ASK | SAFETY_TMR_ FAULT_MASK | LDO_OCP_FA ULT_MASK | RESERVED | MRWAKE1_TI MEOUT_MASK | MRWAKE2_TI MEOUT_MASK | MRRESET_WA RN_MASK |
| R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 |

表 9-20. MASK3 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------------------|------|-------|---|
| 7 | RESERVED | R/W | 1b0 | Reserved |
| 6 | WD_FAULT_MASK | R/W | 1b0 | Mask for WD_FAULT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 5 | SAFETY_TMR_FAULT_M ASK | R/W | 1b0 | Mask for SAFETY_TIMER_FAULT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 4 | LDO_OCP_FAULT_MASK | R/W | 1b0 | Mask for LDO_OCP_FAULT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 3 | RESERVED | R/W | 1b0 | Reserved |
| 2 | MRWAKE1_TIMEOUT_M ASK | R/W | 1b0 | Mask for MRWAKE1_TIMEOUT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 1 | MRWAKE2_TIMEOUT_M ASK | R/W | 1b0 | Mask for MRWAKE2_TIMEOUT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |
| 0 | MRRESET_WARN_MASK | R/W | 1b0 | Mask for MRRESET_WARN Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked |



9.5.1.12 VBAT_CTRL Register (Address = 0x12) [reset = 0x3C]

VBAT_CTRL is shown in 图 9-27 and described in 表 9-21.

Return to Summary Table.

图 9-27. VBAT_CTRL Register




表 9-21. VBAT_CTRL Register Field Descriptions

| Bit | Field | Туре | Reset | Description | | |
|-----|--------------|------|-----------|---|--|--|
| 7 | RESERVED | R/W | 1b0 | Reserved | | |
| 6-0 | VBAT_REG_6:0 | R/W | 7b0111100 | Battery Regulation Voltage (4.2 V default) VBATREG = 3.6 V + VBAT_REG code x 10 mV If a value greater than 4.6 V is written, the setting will go to 4.6 V | | |

Submit Document Feedback

9.5.1.13 ICHG_CTRL Register (Address = 0x13) [reset = 0x8]

ICHG_CTRL is shown in 图 9-28 and described in 表 9-22.

Return to Summary Table.

图 9-28. ICHG_CTRL Register




表 9-22. ICHG_CTRL Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|----------|------|-------|--|
| 7-0 | ICHG_7:0 | R/W | | Fast Charge Current (10 mA default) Fast Charge Current = 1.25 mA x ICHG code (ICHARGE_RANGE = 0) Fast Charge Current = 2.5 mA x ICHG code (ICHARGE_RANGE = 1) |

9.5.1.14 PCHRGCTRL Register (Address = 0x14) [reset = 0x2]

PCHRGCTRL is shown in 图 9-29 and described in 表 9-23.

Return to Summary Table.

图 9-29. PCHRGCTRL Register



表 9-23. PCHRGCTRL Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------|------|---------|--|
| 7 | ICHARGE_RANGE | R/W | 1b0 | Charge Current Step 1b0 = 1.25 mA step (318.75 mA max charge current) 1b1 = 2.5 mA step (500 mA max charge current) |
| 6-5 | RESERVED | R/W | 2b00 | Reserved |
| 4-0 | IPRECHG_4:0 | R/W | 5b00010 | Pre-Charge Current (2.5 mA default) Pre-Charge Current = 1.25 mA x IPRECHG code (ICHARGE_RANGE = 0) Pre-Charge Current = 2.5 mA x IPRECHG code (ICHARGE_RANGE = 1) |

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

9.5.1.15 TERMCTRL Register (Address = 0x15) [reset = 0x14]

TERMCTRL is shown in 图 9-30 and described in 表 9-24.

Return to Summary Table.

图 9-30. TERMCTRL Register




表 9-24. TERMCTRL Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------|------|---------|--|
| 7-6 | RESERVED | R/W | 2b00 | Reserved |
| 5-1 | ITERM_4:0 | R/W | 5b01010 | Termination Current (10% of ICHRG default) Programmable Range = 1% to 31% of ICHRG 5b00000 = Do not Use 5b00001 = 1% of ICHRG 5b00010 = 2% of ICHRG 5b00100 = 4% of ICHRG 5b01000 = 8% of ICHRG 5b10000 = 16% of ICHRG |
| 0 | TERM_DISABLE | R/W | 1b0 | Termination Disable 1b0 = Termination Enabled 1b1 = Termination Disabled |

9.5.1.16 BUVLO Register (Address = 0x16) [reset = 0x0]

BUVLO is shown in 图 9-31 and described in 表 9-25.

Return to Summary Table.

图 9-31. BUVLO Register




表 9-25. BUVLO Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-------------------|------|-------|---|
| 7-6 | RESERVED | R/W | 2b00 | Reserved |
| 5 | VLOWV_SEL | R/W | 1b0 | Pre-charge to Fast Charge Threshold 1b0 = 3.0 V 1b1 = 2.8 V |
| 4-3 | IBAT_OCP_ILIM_1:0 | R/W | 2600 | Battery Over-Current Protection Threshold 2b00 = 1200 mA 2b01 = 1500 mA 2b10 = Disabled 2b11 = Disabled |
| 2-0 | BUVLO_2:0 | R/W | 3b000 | Battery UVLO Voltage 3b000 = 3.0 V 3b001 = 3.0 V 3b010 = 3.0 V 3b011 = 2.8 V 3b100 = 2.6 V 3b101 = 2.4 V 3b110 = 2.2 V 3b111 = Disabled |

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

9.5.1.17 CHARGERCTRL0 Register (Address = 0x17) [reset = 0x82]

CHARGERCTRL0 is shown in 图 9-32 and described in 表 9-26.

Return to Summary Table.

图 9-32. CHARGERCTRL0 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---------------------|------------|----------------------|----------|-------------|--------------|----------|
| TS_EN | TS_CONTROL _MODE | VRH_THRESH | WATCHDOG_D ISABLE | 2XTMR_EN | SAFETY_TIME | ER_LIMIT_1:0 | RESERVED |
| R/W-1b1 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W- | 2b01 | R/W-1b0 |

表 9-26. CHARGERCTRL0 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|------------------------|------|-------|--|
| 7 | TS_EN | R/W | 1b1 | TS Function Enable 1b0 = TS function disabled (Only charge control is disabled. TS_OPEN detection and TS ADC monitoring remain enabled) 1b1 = TS function enabled |
| 6 | TS_CONTROL_MODE | R/W | 1b0 | TS Function Control Mode 1b0 = Custom (JEITA) 1b1 = Disable charging on HOT/COLD Only |
| 5 | VRH_THRESH | R/W | 1b0 | Recharge Voltage Threshold 1b0 = 140 mV 1b1 = 200 mV |
| 4 | WATCHDOG_DISABLE | R/W | 1b0 | Watchdog Timer Disable 1b0 = Watchdog timer enabled 1b1 = Watchdog timer disabled |
| 3 | 2XTMR_EN | R/W | 1b0 | Enable 2X Safety Timer 1b0 = The timer is not slowed at any time 1b1 = The timer is slowed by 2x when in any control other than CC or CV |
| 2-1 | SAFETY_TIMER_LIMIT_1:0 | R/W | 2b01 | Charger Safety Timer 2b00 = 3 Hr Fast Charge 2b01 = 6 Hr Fast Charge 2b10 = 12 Hr Fast Charge 2b11 = Disabled |
| 0 | RESERVED | R/W | 1b0 | Reserved |

9.5.1.18 CHARGERCTRL1 Register (Address = 0x18) [reset = 0xC2]

CHARGERCTRL1 is shown in 图 9-33 and described in 表 9-27.

Return to Summary Table.

图 9-33. CHARGERCTRL1 Register




表 9-27. CHARGERCTRL1 Register Field Descriptions

| Bit | Field | Туре | Reset | Description | |
|-----|---------------|------|-------|--|--|
| 7 | VINDPM_DIS | R/W | 1b1 | Disable VINDPM Function 1b0 = VINDPM Enabled 1b1 = VINDPM Disabled | |
| 6-4 | VINPDM_2:0 | R/W | 3b100 | VINDPM Level Selection 3b000 = 4.2 V 3b001 = 4.3 V 3b010 = 4.4 V 3b011 = 4.5 V 3b100 = 4.6 V 3b101 = 4.7 V 3b110 = 4.8 V 3b111 = 4.9 V | |
| 3 | DPPM_DIS | R/W | 1b0 | DPPM Disable 1b0 = DPPM function enabled 1b1 = DPPM function disabled | |
| 2-0 | THERM_REG_2:0 | R/W | 3b010 | Thermal Charge Current Foldback Threshold 3b000 = 80°C 3b001 = 85°C 3b010 = 90°C 3b011 = 95°C 3b100 = 100°C 3b101 = 105°C 3b101 = 110°C 3b111 = Disabled | |

Product Folder Links: BQ25155

9.5.1.19 ILIMCTRL Register (Address = 0x19) [reset = 0x6]

ILIMCTRL is shown in 图 9-34 and described in 表 9-28.

Return to Summary Table.

图 9-34. ILIMCTRL Register



表 9-28. ILIMCTRL Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|----------|------|---------|--|
| 7-3 | RESERVED | R/W | 5b00000 | Reserved |
| 2-0 | ILIM_2:0 | R/W | 3b110 | Input Current Limit Level Selection 3b000 = 50 mA 3b001 = 100 mA 3b010 = 150 mA 3b011 = 200 mA 3b100 = 300 mA 3b101 = 400 mA 3b101 = 500 mA 3b111 = 600 mA |



9.5.1.20 LDOCTRL Register (Address = 0x1D) [reset = 0xB0]

LDOCTRL is shown in 图 9-35 and described in 表 9-29.

Return to Summary Table.

图 9-35. LDOCTRL Register




表 9-29. LDOCTRL Register Field Descriptions

| Bit | Field | Туре | Reset | Description | | |
|-----|------------------|------|---------|--|--|--|
| 7 | EN_LS_LDO | R/W | 1b1 | LS/LDO Enable | | |
| | | | | 1b0 = Disable LS/LDO | | |
| | | | | 1b1 = Enable LS/LDO | | |
| 6-2 | VLDO_4:0 | R/W | 5b01100 | LDO output voltage setting (1.8 V default) LDO Voltage = 600 mV + VLDO Code x 100 mV | | |
| 1 | LDO_SWITCH_CONFG | R/W | 1b0 | LDO / Load Switch Configuration Select | | |
| | | | | 1b0 = LDO | | |
| | | | | 1b1 = Load Switch | | |
| 0 | RESERVED | R/W | 1b0 | Reserved | | |

Product Folder Links: BQ25155

Submit Document Feedback

9.5.1.21 MRCTRL Register (Address = 0x30) [reset = 0x2A]

MRCTRL is shown in 图 9-36 and described in 表 9-30.

Return to Summary Table.

图 9-36. MRCTRL Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------|--------------------|--------------------|----------|-----------|---------|-----------|----------|
| MR_RESET_VI N | MR_WAKE1_TI MER | MR_WAKE2_TI MER | MR_RESET | _WARN_1:0 | MR_HW_F | RESET_1:0 | RESERVED |
| R/W-1b0 | R/W-1b0 | R/W-1b1 | R/W- | -2b01 | R/W- | 2b01 | R/W-1b0 |

表 9-30. MRCTRL Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-------------------|------|-------|---|
| 7 | MR_RESET_VIN | R/W | 1b0 | VIN Power Good gated MR Reset Enable 1b0 = Reset sent when /MR reset time is met regardless of VIN state 1b1 = Reset sent when MR reset is met and Vin is valid |
| 6 | MR_WAKE1_TIMER | R/W | 1b0 | Wake 1 Timer setting 1b0 = 125 ms 1b1 = 500 ms |
| 5 | MR_WAKE2_TIMER | R/W | 1b1 | Wake 2 Timer setting 1b0 = 1 s 1b1 = 2 s |
| 4-3 | MR_RESET_WARN_1:0 | R/W | 2b01 | MR Reset Warn Timer setting 2b00 = MR_HW_RESET - 0.5 s 2b01 = MR_HW_RESET - 1.0 s 2b10 = MR_HW_RESET - 1.5 s 2b11 = MR_HW_RESET - 2.0 s |
| 2-1 | MR_HW_RESET_1:0 | R/W | 2b01 | MR HW Reset Timer setting 2b00 = 4 s 2b01 = 8 s 2b10 = 10 s 2b11 = 14 s |
| 0 | RESERVED | R/W | 1b0 | Reserved |



9.5.1.22 ICCTRL0 Register (Address = 0x35) [reset = 0x10]

ICCTRL0 is shown in 图 9-37 and described in 表 9-31.

Return to Summary Table.

图 9-37. ICCTRL0 Register




表 9-31. ICCTRL0 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-----------------|------|-------|--|
| 7 | EN_SHIP_MODE | R/W | 1b0 | Ship Mode Enable 1b0 = Normal operation 1b1 = Enter Ship Mode when VIN is not valid and /MR is high |
| 6 | RESERVED | R/W | 1b0 | Reserved |
| 5-4 | AUTOWAKE_1:0 | R/W | 2b01 | Auto-wakeup Timer (TRESTART) for /MR HW Reset 2b00 = 0.6 s 2b01 = 1.2 s 2b10 = 2.4 s 2b11 = 5 s |
| 3 | RESERVED | R/W | 1b0 | Reserved |
| 2 | GLOBAL_INT_MASK | R/W | 1b0 | Global Interrupt Mask 1b0 = Normal Operation 1b1 = Mask all interrupts |
| 1 | HW_RESET | R/W | 1b0 | HW Reset 1b0 = Normal operation 1b1 = HW Reset. Temporarily power down all power rails, except VDD. I ² C Register go to default settings. |
| 0 | SW_RESET | R/W | 1b0 | SW_Reset 1b0 = Normal operation 1b1 = SW Reset. I ² C Registers go to default settings. |

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

9.5.1.23 ICCTRL1 Register (Address = 0x36) [reset = 0x0]

ICCTRL1 is shown in 图 9-38 and described in 表 9-32.

Return to Summary Table.

图 9-38. ICCTRL1 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|-------------|------------|----------|-------|--------|--------|---------|
| MR_LPRESS_ | _ACTION_1:0 | ADCIN_MODE | RESERVED | PG_MC | DE_1:0 | PMID_M | ODE_1:0 |
| R/W-2b00 | | R/W-1b0 | R/W-1b0 | R/W- | 2b00 | R/W- | 2b00 |
| | | | | | | | |

表 9-32. ICCTRL1 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------------|------|-------|---|
| 7-6 | MR_LPRESS_ACTION_1: | R/W | 2b00 | MR Long Press Action 2b00 = HW Reset (Power Cycle) 2b01 = Do nothing 2b10 = Enter Ship Mode 2b11 = Enter Ship Mode |
| 5 | ADCIN_MODE | R/W | 1b0 | ADCIN Pin Mode of Operation 1b0 = General Purpose ADC input (no Internal biasing) 1b1 = 10K NTC ADC input (80 µA biasing) |
| 4 | RESERVED | R/W | 1b0 | Reserved |
| 3-2 | PG_MODE_1:0 | R/W | 2b00 | PG Pin Mode of Operation 2b00 = VIN Power Good 2b01 = Deglitched Level Shifted /MR 2b10 = General Purpose Open Drain Output 2b11 = General Purpose Open Drain Output |
| 1-0 | PMID_MODE_1:0 | R/W | 2500 | PMID Control Sets how PMID is powered in any state, except Ship Mode. 2b00 = PMID powered from BAT or VIN if present 2b01 = PMID powered from BAT only, even if VIN is present 2b10 = PMID disconnected and left floating 2b11 = PMID disconnected and pulled down. |

9.5.1.24 ICCTRL2 Register (Address = 0x37) [reset = 0x40]

ICCTRL2 is shown in 图 9-39 and described in 表 9-33.

Return to Summary Table.

图 9-39. ICCTRL2 Register




表 9-33. ICCTRL2 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-------------------|------|-------|--|
| 7-5 | PMID_REG_CTRL_2:0 | R/W | 3b010 | System (PMID) Regulation Voltage 3b000 = Battery Tracking |
| | | | | 3b001 = 4.4 V |
| | | | | 3b010 = 4.5 V |
| | | | | 3b011 = 4.6 V |
| | | | | 3b100 = 4.7 V |
| | | | | 3b101 = 4.8 V |
| | | | | 3b110 = 4.9 V |
| | | | | 3b111 = Pass-Through (V _{IN}) |
| 4 | GPO_PG | R/W | 1b0 | /PG General Purpose Output State Control |
| | | | | 1b0 = Pulled Down |
| | | | | 1b1 = High Z |
| 3-2 | RESERVED | R/W | 2b00 | Reserved |
| 1 | HWRESET_14S_WD | R/W | 1b0 | Enable for 14-second I ² C watchdog timer for HW Reset after VIN connection |
| | | | | 1b0 = Timer disabled |
| | | | | 1b1 = Device will perform HW reset if no I ² C transaction is done |
| | | | | within 14 s after VIN is present |
| 0 | CHARGER_DISABLE | R/W | 1b0 | Charge Disable |
| | | | | 1b0 = Charge enabled if /CE pin is low |
| | | | | 1b1 = Charge disabled |

Product Folder Links: BQ25155

9.5.1.25 ADCCTRL0 Register (Address = 0x40) [reset = 0x2]

ADCCTRL0 is shown in 图 9-40 and described in 表 9-34.

Return to Summary Table.

图 9-40. ADCCTRL0 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-----------|--------------------|----------|------------|---|--------------|---|
| ADC_READ | _RATE_1:0 | ADC_CONV_S TART | ADC_CONV | _SPEED_1:0 | | ADC_COMP1_2: | 0 |
| R/W- | 2b00 | R/W-1b0 | R/W- | -2b00 | | R/W-3b010 | |

表 9-34. ADCCTRL0 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------------|------|-------|---|
| 7-6 | ADC_READ_RATE_1:0 | R/W | 2500 | Read rate for ADC measurements in BAT Only operation 2b00 = Manual Read (Measurement done when ADC_CONV_START is set) 2b01 = Continuous 2b10 = Every 1 second 2b11 = Every 1 minute |
| 5 | ADC_CONV_START | R/W | 160 | ADC Conversion Start Trigger Bit goes back to 0 when conversion is complete 1b0 = No ADC conversion 1b1 = Initiates ADC measurement in Manual Read operation |
| 4-3 | ADC_CONV_SPEED_1:0 | R/W | 2b00 | ADC Conversion Speed 2b00 = 24 ms (highest accuracy) 2b01 = 12 ms 2b10 = 6 ms 2b11 = 3 ms |
| 2-0 | ADC_COMP1_2:0 | R/W | 3b010 | ADC Channel for Comparator 1 3b000 = Disabled 3b001 = ADCIN 3b010 = TS 3b011 = VBAT 3b100 = ICHARGE 3b101 = VIN 3b110 = PMID 3b111 = IIN |

9.5.1.26 ADCCTRL1 Register (Address = 0x41) [reset = 0x40]

ADCCTRL1 is shown in 89-41 and described in 表 9-35.

Return to Summary Table.

图 9-41. ADCCTRL1 Register




表 9-35. ADCCTRL1 Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------|------|-------|------------------------------|
| 7-5 | ADC_COMP2_2:0 | R/W | 3b010 | ADC Channel for Comparator 2 |
| | | | | 3b000 = Disabled |
| | | | | 3b001 = ADCIN |
| | | | | 3b010 = TS |
| | | | | 3b011 = VBAT |
| | | | | 3b100 = ICHARGE |
| | | | | 3b101 = VIN |
| | | | | 3b110 = PMID |
| | | | | 3b111 = IIN |
| 4-2 | ADC_COMP3_2:0 | R/W | 3b000 | ADC Channel for Comparator 3 |
| | | | | 3b000 = Disabled |
| | | | | 3b001 = ADCIN |
| | | | | 3b010 = TS |
| | | | | 3b011 = VBAT |
| | | | | 3b100 = ICHARGE |
| | | | | 3b101 = VIN |
| | | | | 3b110 = PMID |
| | | | | 3b111 = IIN |
| 1-0 | RESERVED | R/W | 2b00 | Reserved |

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

9.5.1.27 ADC_DATA_VBAT_M Register (Address = 0x42) [reset = X]

ADC_DATA_VBAT_M is shown in 图 9-42 and described in 表 9-36.

Return to Summary Table.

图 9-42. ADC_DATA_VBAT_M Register




表 9-36. ADC_DATA_VBAT_M Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------|------|-------|--------------------------|
| 7-0 | VBAT_ADC_15:8 | R | X | ADC VBAT Measurement MSB |



9.5.1.28 ADC_DATA_VBAT_L Register (Address = 0x43) [reset = X]

ADC_DATA_VBAT_L is shown in 图 9-43 and described in 表 9-37.

Return to Summary Table.

图 9-43. ADC_DATA_VBAT_L Register




表 9-37. ADC_DATA_VBAT_L Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------|------|-------|--------------------------|
| 7-0 | VBAT_ADC_7:0 | R | X | ADC VBAT Measurement LSB |

Product Folder Links: BQ25155

Submit Document Feedback

9.5.1.29 ADC_DATA_TS_M Register (Address = 0x44) [reset = X]

ADC_DATA_TS_M is shown in 图 9-44 and described in 表 9-38.

Return to Summary Table.

图 9-44. ADC_DATA_TS_M Register



表 9-38. ADC_DATA_TS_M Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-------------|------|-------|------------------------|
| 7-0 | TS_ADC_15:8 | R | X | ADC TS Measurement MSB |



9.5.1.30 ADC_DATA_TS_L Register (Address = 0x45) [reset = X]

ADC_DATA_TS_L is shown in 图 9-45 and described in 表 9-39.

Return to Summary Table.

图 9-45. ADC_DATA_TS_L Register




表 9-39. ADC_DATA_TS_L Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|------------|------|-------|------------------------|
| 7-0 | TS_ADC_7:0 | R | X | ADC TS Measurement LSB |

Product Folder Links: BQ25155



9.5.1.31 ADC_DATA_ICHG_M Register (Address = 0x46) [reset = X]

ADC_DATA_ICHG_M is shown in 图 9-46 and described in 表 9-40.

Return to Summary Table.

图 9-46. ADC_DATA_ICHG_M Register




表 9-40. ADC_DATA_ICHG_M Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------|------|-------|--------------------------|
| 7-0 | ICHG_ADC_15:8 | R | X | ADC ICHG Measurement MSB |



9.5.1.32 ADC_DATA_ICHG_L Register (Address = 0x47) [reset = X]

ADC_DATA_ICHG_L is shown in 图 9-47 and described in 表 9-41.

Return to Summary Table.

图 9-47. ADC_DATA_ICHG_L Register




表 9-41. ADC_DATA_ICHG_L Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------|------|-------|--------------------------|
| 7-0 | ICHG_ADC_7:0 | R | X | ADC ICHG Measurement LSB |

Product Folder Links: BQ25155

Submit Document Feedback

9.5.1.33 ADC_DATA_ADCIN_M Register (Address = 0x48) [reset = X]

ADC_DATA_ADCIN_M is shown in 图 9-48 and described in 表 9-42.

Return to Summary Table.

图 9-48. ADC_DATA_ADCIN_M Register




表 9-42. ADC_DATA_ADCIN_M Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|----------------|------|-------|---------------------------|
| 7-0 | ADCIN_ADC_15:8 | R | X | ADC ADCIN Measurement MSB |



9.5.1.34 ADC_DATA_ADCIN_L Register (Address = 0x49) [reset = X]

ADC_DATA_ADCIN_L is shown in 图 9-49 and described in 表 9-43.

Return to Summary Table.

图 9-49. ADC_DATA_ADCIN_L Register




表 9-43. ADC_DATA_ADCIN_L Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------|------|-------|---------------------------|
| 7-0 | ADCIN_ADC_7:0 | R | X | ADC ADCIN Measurement LSB |

Product Folder Links: BQ25155

Submit Document Feedback



9.5.1.35 ADC_DATA_VIN_M Register (Address = 0x4A) [reset = X]

ADC_DATA_VIN_M is shown in 图 9-50 and described in 表 9-44.

Return to Summary Table.

图 9-50. ADC_DATA_VIN_M Register



表 9-44. ADC_DATA_VIN_M Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------|------|-------|-------------------------|
| 7-0 | VIN_ADC_15:8 | R | X | ADC VIN Measurement MSB |



9.5.1.36 ADC_DATA_VIN_L Register (Address = 0x4B) [reset = X]

ADC_DATA_VIN_L is shown in 图 9-51 and described in 表 9-45.

Return to Summary Table.

图 9-51. ADC_DATA_VIN_L Register




表 9-45. ADC_DATA_VIN_L Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-------------|------|-------|-------------------------|
| 7-0 | VIN_ADC_7:0 | R | X | ADC VIN Measurement LSB |

Product Folder Links: BQ25155

Submit Document Feedback

9.5.1.37 ADC_DATA_PMID_M Register (Address = 0x4C) [reset = X]

ADC_DATA_PMID_M is shown in 图 9-52 and described in 表 9-46.

Return to Summary Table.

图 9-52. ADC_DATA_PMID_M Register




表 9-46. ADC_DATA_PMID_M Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------|------|-------|--------------------------|
| 7-0 | PMID_ADC_15:8 | R | X | ADC PMID Measurement MSB |



9.5.1.38 ADC_DATA_PMID_L Register (Address = 0x4D) [reset = X]

ADC_DATA_PMID_L is shown in 图 9-53 and described in 表 9-47.

Return to Summary Table.

图 9-53. ADC_DATA_PMID_L Register




表 9-47. ADC_DATA_PMID_L Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------|------|-------|--------------------------|
| 7-0 | PMID_ADC_7:0 | R | X | ADC PMID Measurement LSB |

Product Folder Links: BQ25155

Submit Document Feedback



9.5.1.39 ADC_DATA_IIN_M Register (Address = 0x4E) [reset = X]

ADC_DATA_IIN_M is shown in 图 9-54 and described in 表 9-48.

Return to Summary Table.

图 9-54. ADC_DATA_IIN_M Register



表 9-48. ADC_DATA_IIN_M Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|--------------|------|-------|-------------------------|
| 7-0 | IIN_ADC_15:8 | R | X | ADC IIN Measurement MSB |



9.5.1.40 ADC_DATA_IIN_L Register (Address = 0x4F) [reset = X]

ADC_DATA_IIN_L is shown in 图 9-55 and described in 表 9-49.

Return to Summary Table.

图 9-55. ADC_DATA_IIN_L Register




表 9-49. ADC_DATA_IIN_L Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-------------|------|-------|-------------------------|
| 7-0 | IIN_ADC_7:0 | R | X | ADC IIN Measurement LSB |

9.5.1.41 ADCALARM_COMP1_M Register (Address = 0x52) [reset = 0x23]

ADCALARM_COMP1_M is shown in 图 9-56 and described in 表 9-50.

Return to Summary Table.

图 9-56. ADCALARM_COMP1_M Register




表 9-50. ADCALARM_COMP1_M Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-----------------|------|------------|--------------------------------|
| 7-0 | 1_ADCALARM_15:8 | R/W | 8b00100011 | ADC Comparator 1 Threshold MSB |

9.5.1.42 ADCALARM_COMP1_L Register (Address = 0x53) [reset = 0x20]

ADCALARM_COMP1_L is shown in 图 9-57 and described in 表 9-51.

Return to Summary Table.

图 9-57. ADCALARM_COMP1_L Register




表 9-51. ADCALARM_COMP1_L Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|------------------|------|--------|--|
| 7-4 | 1_ADCALARM_7:4 | R/W | 4b0010 | ADC Comparator 1 Threshold LSB |
| 3 | 1_ADCALARM_ABOVE | R/W | 1b0 | ADC Comparator1 Polarity 1b0 = Set Flag and send interrupt if ADC measurement becomes lower than comparator threshold 1b1 = Set Flag and send interrupt if ADC measurement is becomes higher than comparator threshold |
| 2-0 | RESERVED | R/W | 3b000 | Reserved |

Submit Document Feedback

9.5.1.43 ADCALARM_COMP2_M Register (Address = 0x54) [reset = 0x38]

ADCALARM_COMP2_M is shown in 图 9-58 and described in 表 9-52.

Return to Summary Table.

图 9-58. ADCALARM_COMP2_M Register




表 9-52. ADCALARM_COMP2_M Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-----------------|------|------------|--------------------------------|
| 7-0 | 2_ADCALARM_15:8 | R/W | 8b00111000 | ADC Comparator 2 Threshold MSB |

9.5.1.44 ADCALARM_COMP2_L Register (Address = 0x55) [reset = 0x90]

ADCALARM_COMP2_L is shown in 图 9-59 and described in 表 9-53.

Return to Summary Table.

图 9-59. ADCALARM_COMP2_L Register




表 9-53. ADCALARM_COMP2_L Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|------------------|------|--------|---|
| 7-4 | 2_ADCALARM_7:4 | R/W | 4b1001 | ADC Comparator 2 Threshold LSB |
| 3 | 2_ADCALARM_ABOVE | R/W | 1b0 | ADC Comparator 2 Polarity 1b0 = Set Flag and send interrupt if ADC measurement becomes lower than comparator threshold 1b1 = Set Flag and send interrupt if ADC measurement is becomes higher than comparator threshold |
| 2-0 | RESERVED | R/W | 3b000 | Reserved |

Product Folder Links: BQ25155

Submit Document Feedback

9.5.1.45 ADCALARM_COMP3_M Register (Address = 0x56) [reset = 0x0]

ADCALARM_COMP3_M is shown in 图 9-60 and described in 表 9-54.

Return to Summary Table.

图 9-60. ADCALARM_COMP3_M Register




表 9-54. ADCALARM_COMP3_M Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-----------------|------|------------|--------------------------------|
| 7-0 | 3_ADCALARM_15:8 | R/W | 8b00000000 | ADC Comparator 3 Threshold MSB |

9.5.1.46 ADCALARM_COMP3_L Register (Address = 0x57) [reset = 0x0]

ADCALARM_COMP3_L is shown in 图 9-61 and described in 表 9-55.

Return to Summary Table.

图 9-61. ADCALARM_COMP3_L Register




表 9-55. ADCALARM_COMP3_L Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|------------------|------|--------|---|
| 7-4 | 3_ADCALARM_7:4 | R/W | 4b0000 | ADC Comparator 3 Threshold LSB |
| 3 | 3_ADCALARM_ABOVE | R/W | 1b0 | ADC Comparator 3 Polarity 1b0 = Set Flag and send interrupt if ADC measurement becomes lower than comparator threshold 1b1 = Set Flag and send interrupt if ADC measurement is becomes higher than comparator threshold |
| 2-0 | RESERVED | R/W | 3b000 | Reserved |

Submit Document Feedback

9.5.1.47 ADC_READ_EN Register (Address = 0x58) [reset = 0x0]

ADC_READ_EN is shown in 图 9-62 and described in 表 9-56.

Return to Summary Table.

图 9-62. ADC_READ_EN Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|------------------|------------------|-------------|------------------|------------|-------------------|----------|
| EN_IIN_READ | EN_PMID_REA D | EN_ICHG_REA D | EN_VIN_READ | EN_VBAT_REA D | EN_TS_READ | EN_ADCIN_RE AD | RESERVED |
| R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 | R/W-1b0 |

表 9-56. ADC_READ_EN Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------|------|-------|--|
| 7 | EN_IIN_READ | R/W | 1b0 | Enable measurement for Input Current (IIN) Channel 1b0 = ADC measurement disabled 1b1 = ADC measurement enabled |
| 6 | EN_PMID_READ | R/W | 1b0 | Enable measurement for PMID Channel 1b0 = ADC measurement disabled 1b1 = ADC measurement enabled |
| 5 | EN_ICHG_READ | R/W | 1b0 | Enable measurement for Charge Current Channel 1b0 = ADC measurement disabled 1b1 = ADC measurement enabled |
| 4 | EN_VIN_READ | R/W | 1b0 | Enable measurement for Input Voltage (VIN) Channel 1b0 = ADC measurement disabled 1b1 = ADC measurement enabled |
| 3 | EN_VBAT_READ | R/W | 1b0 | Enable measurement for Battery Voltage (VBAT) Channel 1b0 = ADC measurement disabled 1b1 = ADC measurement enabled |
| 2 | EN_TS_READ | R/W | 1b0 | Enable measurement for TS Channel 1b0 = ADC measurement disabled 1b1 = ADC measurement enabled |
| 1 | EN_ADCIN_READ | R/W | 1b0 | Enable measurement for ADCIN Channel 1b0 = ADC measurement disabled 1b1 = ADC measurement enabled |
| 0 | RESERVED | R/W | 1b0 | Reserved |

9.5.1.48 TS_FASTCHGCTRL Register (Address = 0x61) [reset = 0x34]

TS_FASTCHGCTRL is shown in 图 9-63 and described in 表 9-57.

Return to Summary Table.

图 9-63. TS_FASTCHGCTRL Register




表 9-57. TS_FASTCHGCTRL Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|----------------|------|-------|--|
| 7 | RESERVED | R/W | 1b0 | Reserved |
| 6-4 | TS_VBAT_REG2:0 | R/W | 3b011 | Reduced target battery voltage during Warm 3b000 = No reduction 3b001 = VBAT_REG - 50 mV 3b010 = VBAT_REG - 100 mV 3b011 = VBAT_REG - 150 mV 3b100 = VBAT_REG - 200 mV 3b101 = VBAT_REG - 250 mV 3b110 = VBAT_REG - 300 mV 3b111 = VBAT_REG - 350 mV |
| 3 | RESERVED | R/W | 1b0 | Reserved |
| 2-0 | TS_ICHRG_2:0 | R/W | 3b100 | Fast charge current when decreased by TS function 3b000 = No reduction 3b001 = 0.875 x ICHG 3b010 = 0.750 x ICHG 3b011 = 0.625 x ICHG 3b100 = 0.500 x ICHG 3b101 = 0.375 x ICHG 3b101 = 0.250 x ICHG 3b111 = 0.125 x ICHG |

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

$9.5.1.49 \text{ TS_COLD Register} (Address = 0x62) [reset = 0x7C]$

TS_COLD is shown in 图 9-64 and described in 表 9-58.

Return to Summary Table.

图 9-64. TS_COLD Register




表 9-58. TS_COLD Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-------------|------|------------|--|
| 7-0 | TS_COLD_7:0 | R/W | 8b01111100 | TS Cold Threshold 1b = 4.688 mV 10b = 9.375 mV 100b = 18.75 mV 1000b = 37.5 mV |
| | | | | 10000b = 75 mV 100000b = 150 mV 1000000b = 300 mV 10000000b = 600 mV |



9.5.1.50 TS_COOL Register (Address = 0x63) [reset = 0x6D]

Return to Summary Table.

图 9-65. TS_COOL Register



表 9-59. TS_COOL Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-------------|------|------------|--|
| 7-0 | TS_COOL_7:0 | R/W | 8b01101101 | TS Cool Threshold 1b = 4.688 mV 10b = 9.375 mV 100b = 18.75 mV 1000b = 37.5 mV 10000b = 75 mV |
| | | | | 100000b = 150 mV 1000000b = 300 mV 10000000b = 600 mV |

Product Folder Links: BQ25155

Submit Document Feedback



9.5.1.51 TS_WARM Register (Address = 0x64) [reset = 0x38]

TS_WARM is shown in 图 9-66 and described in 表 9-60.

Return to Summary Table.

图 9-66. TS_WARM Register



表 9-60. TS_WARM Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|-------------|------|------------|------------------------------------|
| 7-0 | TS_WARM_7:0 | R/W | 8b00111000 | TS Warm Threshold 1b = 4.688 mV |
| | | | | 10b = 9.375 mV |
| | | | | 100b = 18.75 mV |
| | | | | 1000b = 37.5 mV |
| | | | | 10000b = 75 mV |
| | | | | 100000b = 150 mV |
| | | | | 1000000b = 300 mV |
| | | | | 10000000b = 600 mV |

9.5.1.52 TS_HOT Register (Address = 0x65) [reset = 0x27]

TS_HOT is shown in 图 9-67 and described in 表 9-61.

Return to Summary Table.

图 9-67. TS_HOT Register



表 9-61. TS_HOT Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|------------|------|------------|---|
| 7-0 | TS_HOT_7:0 | R/W | 8b00100111 | TS Hot Threshold 1b = 4.688 mV 10b = 9.375 mV 100b = 18.75 mV 1000b = 37.5 mV 10000b = 75 mV |
| | | | | 100000b = 150 mV 1000000b = 300 mV 10000000b = 600 mV |

Product Folder Links: BQ25155

9.5.1.53 DEVICE_ID Register (Address = 0x6F) [reset = 0x35]

DEVICE_ID is shown in 图 9-68 and described in 表 9-62.

Return to Summary Table.

图 9-68. DEVICE_ID Register




表 9-62. DEVICE_ID Register Field Descriptions

| Bit | Field | Туре | Reset | Description |
|-----|---------------|------|------------|--------------------------------|
| 7-0 | DEVICE_ID_7:0 | R | 8b00110101 | Device ID 110101b = BQ25155 |



10 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

10.1 Application Information

A typical application of the BQ25155 consists of the device configured as an I²C controlled single cell Li-ion battery charger and power path manager or small battery applications such as smart-watches and wireless headsets. A battery thermistor may be connected to the TS pin to allow the device to monitor the battery temperature and control charging as desired.

The system designer may connect the $\overline{\text{MR}}$ input to a push-button to send interrupts to the host as the button is pressed or to allow the application's end user to reset the system. If not used this pin must be left floating or tied to BAT.

The ADCIN pin may be tied to ground or be connected to a signal which the system designer desires to measure using the integrated ADC. The signal must be scaled down to no exceed the 0 - 1.2 V range of the ADCIN input range.

10.2 Typical Application




图 10-1. Typical Application Diagram

10.2.1 Design Requirements

The design parameters for the following design example are shown in 表 10-1 below.

表 10-1. Design Parameters

| PARAMETER | VALUE |
|----------------------------|-------------|
| IN Supply Voltage | 5 V |
| Battery Regulation Voltage | 4.2 V |
| LDO Output Voltage | LDO (1.8 V) |

10.2.2 Detailed Design Procedure

For easy configuration use of the BQ25155 Setup Guide Tool is recommended.

10.2.2.1 Input (IN/PMID) Capacitors

Low ESR ceramic capacitors such as X7R or X5R is preferred for input decoupling capacitors and should be places as close as possible to the supply and ground pins fo the IC. Due to the voltage derating of the capacitors it is recommended at 25-V rated capacitors are used for IN and PMID pins which can normally operate at 5 V. After derating the minimum capacitance must be higher than 1 μ F.

10.2.2.2 VDD, LDO Input and Output Capacitors

A Low ESR ceramic capacitor such as X7R or X5R is recommended for the LDO decoupling capacitor. A $4.7-\mu F$ capacitor is recommended for VDD output. For the LDO output a $2.2-\mu F$ capacitor is recommended. The minimum supported capacitance after derating must be higher than $1~\mu F$ to ensure stability. The VINLS input bypass capacitor value should match or exceed the LDO output capacitor value.

10.2.2.3 TS

A 10-K Ω NTC should be connected in parallel to a 10-k Ω biasing resistor connected to ground. The ground connection of both the NTC and biasing resistor must be done as close as possible to the GND pin of the device or kelvin connected to it to minimize any error in TS measurement due IR drops on the board ground lines.

If the system designer does not wish to use the TS function for charging control, a 5-k Ω resistor from TS to ground must be connected.

10.2.2.4 Recommended Passive Components

表 10-2. Recommended Passive Components


| | | MIN | NOM | MAX | UNIT |
|-------------------|-----------------------------------|------------------|-----|-----|------|
| C _{PMID} | Capacitance in PMID pin | 1 ⁽¹⁾ | 22 | 47 | μF |
| C _{LDO} | LDO output capacitance | 1 | 2.2 | 4.7 | μF |
| C _{VDD} | VDD output capacitance | 1 | 2.2 | 4.7 | μF |
| C _{BAT} | BAT pin capacitance | 1 | | - | μF |
| C _{IN} | IN input bypass capacitance | 1 | 4.7 | 10 | μF |
| C _{INLS} | VINLS input bypass capacitance | 1 | | - | μF |
| C _{TS} | Capacitance from TS pin to ground | 0 | 0 | 1 | nF |

(1) For PMID regulation loop stability, for better transient performance a minimum capacitance (after derating) of 10 μF is recommended.


Product Folder Links: BQ25155




10.2.3 Application Curves




English Data Sheet: SLUSDO1













11 Power Supply Recommendations

The BQ25155 requires the adapter or IN supply to be between 3.4 V and 5.5 V with at least 600-mA rating. The battery voltage must be higher than 2.4 V or $V_{BATUVLO}$ to ensure proper operation.

Product Folder Links: BQ25155

12 Layout

12.1 Layout Guidelines

- Have solid ground plane that is tied to the GND bump
- Place LDO and VDD output capacitors as close as possible to the respective bumps and GND or ground plane with short copper trace connection
- Place PMID capacitor as close to the PMID bump as possible and GND or ground plane.
- A bypass capacitor from VINLS to GND is recommended to be placed as close as possible to the VINLS bump.

12.2 Layout Example




图 12-1. Layout Example



13 Device and Documentation Support

13.1 Device Support

13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following: BQ2515xEVM User's Guide, BQ2515x Setup Guide and BQ2515x Setup Guide Tool

13.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的《使用条款》。

13.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

13.6 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

13.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: BQ25155



14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: BQ25155



www.ti.com 25-Jul-2023

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| BQ25155YFPR | ACTIVE | DSBGA | YFP | 20 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | BQ25155 | Samples |
| BQ25155YFPT | ACTIVE | DSBGA | YFP | 20 | 250 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | BQ25155 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 25-Jul-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jul-2023

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

| | - |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| BQ25155YFPR | DSBGA | YFP | 20 | 3000 | 180.0 | 8.4 | 1.77 | 2.17 | 0.62 | 4.0 | 8.0 | Q1 |
| BQ25155YFPT | DSBGA | YFP | 20 | 250 | 180.0 | 8.4 | 1.77 | 2.17 | 0.62 | 4.0 | 8.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jul-2023




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| BQ25155YFPR | DSBGA | YFP | 20 | 3000 | 182.0 | 182.0 | 20.0 |
| BQ25155YFPT | DSBGA | YFP | 20 | 250 | 182.0 | 182.0 | 20.0 |



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司