

# ADS101x-Q1 具有内部基准、振荡器和可编程比较器且兼容 I<sup>2</sup>C 的汽车类、低功耗 3.3kSPS、12 位 ADC

## 1 特性

- 符合面向汽车应用的 AEC-Q100 标准：
  - 温度等级 1：-40°C 至 +125°C，T<sub>A</sub>
- 功能安全型
  - 可帮助进行功能安全系统设计的文档
- 无噪声分辨率：12 位
- 宽电源电压范围：2.0V 至 5.5V
- 低电流消耗：150 μA（连续转换模式）
- 可编程数据速率：128SPS 至 3.3kSPS
- 单周期稳定
- 内部低漂移电压基准
- 内部振荡器
- I<sup>2</sup>C 接口：四个引脚可选地址
- 器件系列：
  - ADS1013-Q1：1 个单端 (SE) 或差分输入 (DE)
  - ADS1014-Q1：1 个单端或差分输入，具有比较器和 PGA
  - ADS1015-Q1：4 个单端输入或 2 个差分输入，具有比较器和 PGA

## 2 应用

- 不具有处理功能的摄像头模块
- 汽车中心信息显示屏
- 汽车仪表组显示屏
- 通用电压和电流监测

## 3 说明

ADS1013-Q1、ADS1014-Q1 和 ADS1015-Q1 (ADS101x-Q1) 是采用 VSSOP-10 和 UQFN-10 封装、兼容 I<sup>2</sup>C 的 12 位低功耗精密模数转换器 (ADC)。ADS101x-Q1 采用了低漂移电压基准和振荡器。ADS1014-Q1 和 ADS1015-Q1 还包含一个可编程增益放大器 (PGA) 和一个数字比较器。除了这些特性，这些器件还具有宽工作电源电压范围，因而非常适用于功率受限型和空间受限型传感器测量应用。

ADS101x-Q1 可在数据速率高达每秒 3300 个样本 (SPS) 的情况下执行转换。PGA 可提供从 ±256mV 到 ±6.144V 的输入范围，从而实现精准的大小信号测量。ADS1015-Q1 具有一个输入多路复用器 (MUX)，可实现双路差分输入或四路单端输入测量。在 ADS1014-Q1 和 ADS1015-Q1 中使用数字比较器可进行欠压和过压检测。

### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
ADS101x-Q1	DGS ( VSSOP , 10 )	3 mm × 4.9 mm
	NKS ( UQFN , 10 )	2 mm × 1.6 mm


(1) 如需了解所有可用封装，请参阅数据表末尾的封装选项附录。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。

### 器件信息

器件型号	输入通道	特性 <sup>(1)</sup>
ADS1013-Q1	1 个差分 (1 个单端)	—
ADS1014-Q1	1 个差分 (1 个单端)	PGA、比较器
ADS1015-Q1	2 个差分 (4 个单端)	PGA、比较器

(1) 有关详细信息，请参阅 [Device Comparison Table](#)。



简化的方框图



## Table of Contents

<b>1 特性</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>14</b>
<b>2 应用</b> .....	<b>1</b>	7.5 Programming.....	<b>15</b>
<b>3 说明</b> .....	<b>1</b>	7.6 Register Map.....	<b>20</b>
<b>4 Revision History</b> .....	<b>2</b>	<b>8 Application and Implementation</b> .....	<b>24</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.1 Application Information.....	<b>24</b>
<b>6 Specifications</b> .....	<b>4</b>	8.2 Typical Application.....	<b>29</b>
6.1 Absolute Maximum Ratings.....	<b>4</b>	8.3 Power Supply Recommendations.....	<b>33</b>
6.2 ESD Ratings.....	<b>4</b>	8.4 Layout.....	<b>34</b>
6.3 Recommended Operating Conditions.....	<b>4</b>	<b>9 Device and Documentation Support</b> .....	<b>36</b>
6.4 Thermal Information.....	<b>5</b>	9.1 Documentation Support.....	<b>36</b>
6.5 Electrical Characteristics.....	<b>5</b>	9.2 接收文档更新通知.....	<b>36</b>
6.6 Timing Requirements: I <sup>2</sup> C.....	<b>6</b>	9.3 支持资源.....	<b>36</b>
6.7 Timing Diagram.....	<b>6</b>	9.4 Trademarks.....	<b>36</b>
6.8 Typical Characteristics.....	<b>7</b>	9.5 静电放电警告.....	<b>36</b>
<b>7 Detailed Description</b> .....	<b>8</b>	9.6 术语表.....	<b>36</b>
7.1 Overview.....	<b>8</b>	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	<b>36</b>
7.2 Functional Block Diagrams.....	<b>8</b>		
7.3 Feature Description.....	<b>9</b>		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

### Changes from June 13, 2023 to July 31, 2023 (from Revision D (March 2023) to Revision E (July 2023))

	Page
• Changed output code information in <i>Data Format</i> section for clarity.....	<b>19</b>
• Changed data rate settings of DR[2:0] bit field in <i>Config Register Field Descriptions</i> table in <i>Config Register</i> section.....	<b>21</b>

### Changes from Revision C (January 2018) to Revision D (March 2023)

	Page
• 将提到 I <sup>2</sup> C 的旧术语实例通篇更改为 <i>控制器</i> 和 <i>目标</i> .....	<b>1</b>
• 向 <i>特性</i> 部分添加了 <i>功能安全型</i> 要点和器件系列信息，将 ESD 分类信息从 <i>特性</i> 部分移至 <i>ESD 等级表</i> .....	<b>1</b>
• 更改了 <i>应用</i> 部分中的应用 .....	<b>1</b>
• 添加了 NKS 封装和 <i>器件信息</i> 表并删除了 <i>说明</i> 部分的最后一段 .....	<b>1</b>
• Added NKS package to <i>Pin Configuration and Functions</i> section and changed <i>Pin Functions</i> table .....	<b>3</b>
• Added ESD classification levels and NKS package to <i>ESD Ratings</i> table .....	<b>4</b>
• Added NKS package to <i>Thermal Information</i> table .....	<b>5</b>
• Changed V <sub>IH</sub> maximum value to 5.5 V in <i>Electrical Characteristics</i> table .....	<b>5</b>
• Added additional information to last paragraph in <i>Multiplexer</i> section .....	<b>9</b>
• Added additional information to <i>Voltage Reference</i> section .....	<b>11</b>
• Moved 图 7-7 from <i>Conversion Ready Pin</i> section to <i>Digital Comparator</i> section .....	<b>12</b>
• Changed bit setting notation from hexadecimal to binary where beneficial for clarity throughout <i>Register Map</i> section .....	<b>20</b>
• Added dedicated <i>Config Register</i> tables for ADS1013-Q1, ADS1014-Q1, and ADS1015-Q1 and changed bit descriptions in <i>Config Register Field Descriptions</i> table in <i>Config Register</i> section .....	<b>21</b>
• Changed first paragraph in <i>Lo_threh</i> and <i>Hi_thresh Registers</i> section .....	<b>23</b>
• Changed <i>Unused Inputs and Outputs</i> section .....	<b>25</b>

## Device Comparison Table

DEVICE	RESOLUTION (Bits)	MAXIMUM SAMPLE RATE (SPS)	INPUT CHANNELS Differential (Single-Ended)	PGA	INTERFACE	SPECIAL FEATURES
<a href="#">ADS1015-Q1</a>	12	3300	2 (4)	Yes	I <sup>2</sup> C	Comparator
<a href="#">ADS1014-Q1</a>	12	3300	1 (1)	Yes	I <sup>2</sup> C	Comparator
<a href="#">ADS1013-Q1</a>	12	3300	1 (1)	No	I <sup>2</sup> C	None
<a href="#">ADS1115-Q1</a>	16	860	2 (4)	Yes	I <sup>2</sup> C	Comparator
<a href="#">ADS1114-Q1</a>	16	860	1 (1)	Yes	I <sup>2</sup> C	Comparator
<a href="#">ADS1113-Q1</a>	16	860	1 (1)	No	I <sup>2</sup> C	None
<a href="#">ADS1018-Q1</a>	12	3300	2 (4)	Yes	SPI	Temperature sensor
<a href="#">ADS1118-Q1</a>	16	860	2 (4)	Yes	SPI	Temperature sensor

## 5 Pin Configuration and Functions




图 5-1. NKS Package, 10-Pin UQFN (Top View)




图 5-2. DGS Package, 10-Pin VSSOP (Top View)

表 5-1. Pin Functions

PIN				TYPE	DESCRIPTION <sup>(1)</sup>
NAME	ADS1013-Q1	ADS1014-Q1	ADS1015-Q1		
ADDR	1	1	1	Digital input	I <sup>2</sup> C target address select
AIN0	4	4	4	Analog input	Analog input 0
AIN1	5	5	5	Analog input	Analog input 1
AIN2	—	—	6	Analog input	Analog input 2 (ADS1015-Q1 only)
AIN3	—	—	7	Analog input	Analog input 3 (ADS1015-Q1 only)
ALERT/RDY	—	2	2	Digital output	Comparator output or conversion ready (ADS1014-Q1 and ADS1015-Q1 only) Open-drain output. Connect to VDD using a pullup resistor.
GND	3	3	3	Analog	Ground
NC	2, 6, 7	6, 7	—	—	No connect. Leave pin floating or connect to GND.
SCL	10	10	10	Digital input	Serial clock input. Connect to VDD using a pullup resistor.
SDA	9	9	9	Digital I/O	Serial data input and output. Connect to VDD using a pullup resistor.
VDD	8	8	8	Analog	Power supply. Connect a 0.1- $\mu$ F, power-supply decoupling capacitor to GND.

(1) See the [Unused Inputs and Outputs](#) section for unused pin connections.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	– 0.3	7	V
Analog input voltage	AIN0, AIN1, AIN2, AIN3	GND – 0.3	VDD + 0.3	V
Digital input voltage	SDA, SCL, ADDR, ALERT/RDY	GND – 0.3	5.5	V
Input current, continuous	Any pin except power supply pins	– 10	10	mA
Temperature	Operating ambient, T <sub>A</sub>	– 40	125	°C
	Junction, T <sub>J</sub>	– 40	150	
	Storage, T <sub>stg</sub>	– 60	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD classification level 2		±2000	V
		Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C4B	Corner pins (DGS package: Pins 1, 5, 6, and 10) (NKS package: Pins 1, 4, 5, 6, 9, and 10)	±750	
			All other pins	±500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
<b>POWER SUPPLY</b>					
	Power supply (VDD to GND)	2		5.5	V
<b>ANALOG INPUTS<sup>(1)</sup></b>					
FSR	Full-scale input voltage range <sup>(2)</sup> (V <sub>IN</sub> = V <sub>(AINP)</sub> – V <sub>(AINN)</sub> )	±0.256		±6.144	V
V <sub>(AINx)</sub>	Absolute input voltage	GND		VDD	V
<b>DIGITAL INPUTS</b>					
V <sub>DIG</sub>	Digital input voltage	GND		5.5	V
<b>TEMPERATURE</b>					
T <sub>A</sub>	Operating ambient temperature	– 40		125	°C

- (1) AINP and AINN denote the selected positive and negative inputs. AINx denotes one of the four available analog inputs.  
 (2) This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V must be applied to the analog inputs of the device. See [Table 7-1](#) for more information.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DGS (VSSOP)	NKS (UQFN)	UNIT
		10 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	170.9	126.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	61.0	52.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	91.2	60.6	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	8.5	1.1	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	89.8	60.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).

## 6.5 Electrical Characteristics

at  $V_{DD} = 3.3\text{ V}$ , data rate = 128 SPS, and full-scale input-voltage range (FSR) =  $\pm 2.048\text{ V}$  (unless otherwise noted); maximum and minimum specifications apply from  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ; typical specifications are at  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG INPUT</b>					
Common-mode input impedance	FSR = $\pm 6.144\text{ V}$ <sup>(1)</sup>		10		M $\Omega$
	FSR = $\pm 4.096\text{ V}$ <sup>(1)</sup> , FSR = $\pm 2.048\text{ V}$		6		
	FSR = $\pm 1.024\text{ V}$		3		
	FSR = $\pm 0.512\text{ V}$ , FSR = $\pm 0.256\text{ V}$		100		
Differential input impedance	FSR = $\pm 6.144\text{ V}$ <sup>(1)</sup>		22		M $\Omega$
	FSR = $\pm 4.096\text{ V}$ <sup>(1)</sup>		15		
	FSR = $\pm 2.048\text{ V}$		4.9		
	FSR = $\pm 1.024\text{ V}$		2.4		
	FSR = $\pm 0.512\text{ V}$ , $\pm 0.256\text{ V}$		710		k $\Omega$
<b>SYSTEM PERFORMANCE</b>					
Resolution (no missing codes)		12			Bits
DR	Data rate	128, 250, 490, 920, 1600, 2400, 3300			SPS
	Data rate variation	All data rates	- 10%	10%	
INL	Integral nonlinearity	DR = 128 SPS, FSR = $\pm 2.048\text{ V}$ <sup>(2)</sup>		0.5	LSB
Offset error	FSR = $\pm 2.048\text{ V}$ , differential inputs	-0.5	0	0.5	LSB
	FSR = $\pm 2.048\text{ V}$ , single-ended inputs		$\pm 0.25$		
Offset drift over temperature	FSR = $\pm 2.048\text{ V}$		0.005		LSB/°C
Long-term offset drift	FSR = $\pm 2.048\text{ V}$ , $T_A = 125^\circ\text{C}$ , 1000 hrs		$\pm 1$		LSB
Offset channel match	Match between any two inputs		0.25		LSB
Gain error <sup>(3)</sup>	FSR = $\pm 2.048\text{ V}$ , $T_A = 25^\circ\text{C}$		0.05%	0.25%	
Gain drift over temperature <sup>(3)</sup>	FSR = $\pm 0.256\text{ V}$		7		ppm/°C
	FSR = $\pm 2.048\text{ V}$		5	40	
	FSR = $\pm 6.144\text{ V}$ <sup>(1)</sup>		5		
Long-term gain drift	FSR = $\pm 2.048\text{ V}$ , $T_A = 125^\circ\text{C}$ , 1000 hrs		$\pm 0.05$		%
Gain match <sup>(3)</sup>	Match between any two gains		0.02%	0.1%	
Gain channel match	Match between any two inputs		0.05%	0.1%	
<b>DIGITAL INPUT/OUTPUT</b>					
$V_{IH}$	High-level input voltage	0.7 VDD		5.5	V
$V_{IL}$	Low-level input voltage	GND		0.3 VDD	V

## 6.5 Electrical Characteristics (continued)

at VDD = 3.3 V, data rate = 128 SPS, and full-scale input-voltage range (FSR) = ±2.048 V (unless otherwise noted); maximum and minimum specifications apply from T<sub>A</sub> = -40°C to +125°C; typical specifications are at T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 3 mA	GND	0.15	0.4	V
	Input leakage current	GND < V <sub>DIG</sub> < VDD	-10		10	μA
<b>POWER-SUPPLY</b>						
I <sub>VDD</sub>	Supply current	Power-down	T <sub>A</sub> = 25°C	0.5	2	μA
					5	
		Operating	T <sub>A</sub> = 25°C	150	200	
					300	
P <sub>D</sub>	Power dissipation	VDD = 5.0 V		0.9		mW
		VDD = 3.3 V		0.5		
		VDD = 2.0 V		0.3		

- (1) This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V must be applied to the analog inputs of the device. See 表 7-1 for more information.
- (2) Best-fit INL; covers 99% of full-scale.
- (3) Includes all errors from onboard PGA and voltage reference.

## 6.6 Timing Requirements: I<sup>2</sup>C

over operating ambient temperature range and VDD = 2.0 V to 5.5 V (unless otherwise noted)

		FAST MODE		HIGH-SPEED MODE		UNIT
		MIN	MAX	MIN	MAX	
f <sub>SCL</sub>	SCL clock frequency	0.01	0.4	0.01	3.4	MHz
t <sub>BUF</sub>	Bus free time between START and STOP condition	600		160		ns
t <sub>HDSTA</sub>	Hold time after repeated START condition. After this period, the first clock is generated.	600		160		ns
t <sub>SUSTA</sub>	Setup time for a repeated START condition	600		160		ns
t <sub>SUSTO</sub>	Setup time for STOP condition	600		160		ns
t <sub>HDDAT</sub>	Data hold time	0		0		ns
t <sub>SUDAT</sub>	Data setup time	100		10		ns
t <sub>LOW</sub>	Low period of the SCL clock pin	1300		160		ns
t <sub>HIGH</sub>	High period of the SCL clock pin	600		60		ns
t <sub>F</sub>	Rise time for both SDA and SCL signals <sup>(1)</sup>		300		160	ns
t <sub>R</sub>	Fall time for both SDA and SCL signals <sup>(1)</sup>		300		160	ns

- (1) For high-speed mode maximum values, the capacitive load on the bus line must not exceed 400 pF.

## 6.7 Timing Diagram




图 6-1. I<sup>2</sup>C Interface Timing

## 6.8 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $\text{FSR} = \pm 2.048\text{ V}$ ,  $\text{DR} = 128\text{ SPS}$  (unless otherwise noted)




图 6-2. Operating Current vs Temperature




图 6-3. Power-Down Current vs Temperature




图 6-4. Single-Ended Offset Error vs Temperature




图 6-5. Differential Offset Error vs Temperature




图 6-6. Gain Error vs Temperature

## 7 Detailed Description

### 7.1 Overview

The ADS101x-Q1 are very small, low-power, noise-free, 12-bit, delta-sigma ( $\Delta \Sigma$ ) analog-to-digital converters (ADCs). The ADS101x-Q1 consist of a  $\Delta \Sigma$  ADC core with an internal voltage reference, a clock oscillator and an I<sup>2</sup>C interface. The ADS1014-Q1 and ADS1015-Q1 also integrate a programmable gain amplifier (PGA) and a programmable digital comparator. 图 7-1, 图 7-2, and 图 7-3 show the functional block diagrams of ADS1015-Q1, ADS1014-Q1, and ADS1013-Q1, respectively.

The ADS101x-Q1 ADC core measures a differential signal,  $V_{IN}$ , that is the difference of  $V_{(AINP)}$  and  $V_{(AINN)}$ . The converter core consists of a differential, switched-capacitor  $\Delta \Sigma$  modulator followed by a digital filter. This architecture results in a very strong attenuation of any common-mode signals. Input signals are compared to the internal voltage reference. The digital filter receives a high-speed bitstream from the modulator and outputs a code proportional to the input voltage.

The ADS101x-Q1 have two available conversion modes: single-shot and continuous-conversion. In single-shot mode, the ADC performs one conversion of the input signal upon request, stores the conversion value to an internal conversion register, and then enters a power-down state. This mode is intended to provide significant power savings in systems that only require periodic conversions or when there are long idle periods between conversions. In continuous-conversion mode, the ADC automatically begins a conversion of the input signal as soon as the previous conversion is completed. The rate of continuous conversion is equal to the programmed data rate. Data can be read at any time and always reflect the most recent completed conversion.

### 7.2 Functional Block Diagrams




图 7-1. ADS1015-Q1 Block Diagram




图 7-2. ADS1014-Q1 Block Diagram




图 7-3. ADS1013-Q1 Block Diagram



## 7.3 Feature Description

### 7.3.1 Multiplexer

The ADS1015-Q1 contains an input multiplexer (MUX), as shown in 图 7-4. Either four single-ended or two differential signals can be measured. Additionally, AIN0 and AIN1 can be measured differentially to AIN3. The multiplexer is configured by bits MUX[2:0] in the [Config register](#). When single-ended signals are measured, the negative input of the ADC is internally connected to GND by a switch within the multiplexer.




图 7-4. Input Multiplexer

The ADS1013-Q1 and ADS1014-Q1 do not have an input multiplexer and can measure either one differential signal or one single-ended signal. For single-ended measurements, connect the AIN1 pin to GND externally. In subsequent sections of this data sheet, AIN<sub>P</sub> refers to AIN0 and AIN<sub>N</sub> refers to AIN1 for the ADS1013-Q1 and ADS1014-Q1.

Electrostatic discharge (ESD) diodes connected to VDD and GND protect the ADS101x-Q1 analog inputs. Keep the absolute voltage of any input within the range shown in 方程式 1 to prevent the ESD diodes from turning on.

$$\text{GND} - 0.3 \text{ V} < V_{(\text{AINX})} < \text{VDD} + 0.3 \text{ V} \quad (1)$$

If the voltages on the input pins can potentially violate these conditions, use external Schottky diodes and series resistors to limit the input current to safe values (see the [Absolute Maximum Ratings](#) table). Overdriving an input on the ADS1015-Q1 can affect conversions taking place on other inputs. If overdriving an input is possible, clamp the signal with external Schottky diodes.

### 7.3.2 Analog Inputs

The ADS101x-Q1 use a switched-capacitor input stage where capacitors are continuously charged and then discharged to measure the voltage between  $A_{INP}$  and  $A_{INN}$ . The frequency at which the input signal is sampled is called the sampling frequency or the modulator frequency ( $f_{MOD}$ ). The ADS101x-Q1 has a 1-MHz internal oscillator that is further divided by a factor of 4 to generate  $f_{MOD}$  at 250 kHz. The capacitors used in this input stage are small, and to external circuitry, the average loading appears resistive. 图 7-5 shows this structure. The capacitor values set the resistance and switching rate. 图 7-6 shows the timing for the switches in 图 7-5. During the sampling phase, switches  $S_1$  are closed. This event charges  $C_{A1}$  to  $V_{(A_{INP})}$ ,  $C_{A2}$  to  $V_{(A_{INN})}$ , and  $C_B$  to  $(V_{(A_{INP})} - V_{(A_{INN})})$ . During the discharge phase,  $S_1$  is first opened and then  $S_2$  is closed. Both  $C_{A1}$  and  $C_{A2}$  then discharge to approximately 0.7 V and  $C_B$  discharges to 0 V. This charging draws a very small transient current from the source driving the ADS101x-Q1 analog inputs. The average value of this current can be used to calculate the effective impedance ( $Z_{eff}$ ), where  $Z_{eff} = V_{IN} / I_{AVERAGE}$ .




图 7-5. Simplified Analog Input Circuit




图 7-6.  $S_1$  and  $S_2$  Switch Timing

The common-mode input impedance is measured by applying a common-mode signal to the shorted  $A_{INP}$  and  $A_{INN}$  inputs and measuring the average current consumed by each pin. The common-mode input impedance changes depending on the full-scale range, but is approximately 6 M $\Omega$  for the default full-scale range. In 图 7-5, the common-mode input impedance is  $Z_{CM}$ .

The differential input impedance is measured by applying a differential signal to  $A_{INP}$  and  $A_{INN}$  inputs where one input is held at 0.7 V. The current that flows through the pin connected to 0.7 V is the differential current and scales with the full-scale range. In 图 7-5, the differential input impedance is  $Z_{DIFF}$ .

Make sure to consider the typical value of the input impedance. Unless the input source has a low impedance, the ADS101x-Q1 input impedance can affect the measurement accuracy. For sources with high-output impedance, buffering may be necessary. Active buffers introduce noise, and also introduce offset and gain errors. Consider all of these factors in high-accuracy applications.

The clock oscillator frequency drifts slightly with temperature; therefore, the input impedances also drift. For most applications, this input impedance drift is negligible, and can be ignored.

### 7.3.3 Full-Scale Range (FSR) and LSB Size

A programmable gain amplifier (PGA) is implemented before the  $\Delta \Sigma$  ADC of the ADS1014-Q1 and ADS1015-Q1. The full-scale range is configured by bits PGA[2:0] in the [Config register](#) and can be set to  $\pm 6.144$  V,  $\pm 4.096$  V,  $\pm 2.048$  V,  $\pm 1.024$  V,  $\pm 0.512$  V, or  $\pm 0.256$  V. [表 7-1](#) shows the FSR together with the corresponding LSB size. [方程式 2](#) shows how to calculate the LSB size from the selected full-scale range.

$$\text{LSB} = \text{FSR} / 2^{12} \quad (2)$$

**表 7-1. Full-Scale Range and Corresponding LSB Size**

FSR	LSB SIZE
$\pm 6.144 \text{ V}^{(1)}$	3 mV
$\pm 4.096 \text{ V}^{(1)}$	2 mV
$\pm 2.048 \text{ V}$	1 mV
$\pm 1.024 \text{ V}$	0.5 mV
$\pm 0.512 \text{ V}$	0.25 mV
$\pm 0.256 \text{ V}$	0.125 mV

(1) This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to the analog inputs of the device.

The FSR of the ADS1013-Q1 is fixed at  $\pm 2.048$  V.

Analog input voltages must never exceed the analog input voltage limits given in the [Absolute Maximum Ratings](#). If a VDD supply voltage greater than 4 V is used, the  $\pm 6.144$ -V full-scale range allows input voltages to extend up to the supply. Although in this case (or whenever the supply voltage is less than the full-scale range), a full-scale ADC output code cannot be obtained. For example, with VDD = 3.3 V and FSR =  $\pm 4.096$  V, only differential signals up to  $V_{IN} = \pm 3.3$  V can be measured. The code range that represents voltages  $|V_{IN}| > 3.3$  V is not used in this case.

### 7.3.4 Voltage Reference

The ADS101x-Q1 have an integrated voltage reference. An external reference cannot be used with these devices.

The ADS101x-Q1 does not use a traditional band-gap reference to generate the internal voltage reference. For that reason, the reference does not have an actual specified voltage value. Instead of using the reference voltage value and the gain setting to derive the full-scale range of the ADC, use the FSR values provided in [表 7-1](#) directly.

Errors associated with the initial voltage reference accuracy and the reference drift with temperature are included in the gain error and gain drift specifications in the [Electrical Characteristics](#) table.

### 7.3.5 Oscillator

The ADS101x-Q1 have an integrated oscillator running at 1 MHz. No external clock can be applied to operate these devices. The internal oscillator drifts over temperature and time. The output data rate scales proportionally with the oscillator frequency.

### 7.3.6 Output Data Rate and Conversion Time

The ADS101x-Q1 offer programmable output data rates. Use the DR[2:0] bits in the [Config register](#) to select output data rates of 128 SPS, 250 SPS, 490 SPS, 920 SPS, 1600 SPS, 2400 SPS, or 3300 SPS.


Conversions in the ADS101x-Q1 settle within a single cycle; thus, the conversion time is equal to 1 / DR.

### 7.3.7 Digital Comparator (ADS1014-Q1 and ADS1015-Q1 Only)

The ADS1015-Q1 and ADS1014-Q1 feature a programmable digital comparator that can issue an alert on the ALERT/RDY pin. The COMP\_MODE bit in the [Config register](#) configures the comparator as either a traditional comparator or a window comparator. In traditional comparator mode, the ALERT/RDY pin asserts (active low by default) when conversion data exceeds the limit set in the high-threshold register (Hi\_thresh). The comparator then deasserts only when the conversion data falls below the limit set in the low-threshold register (Lo\_thresh). In window comparator mode, the ALERT/RDY pin asserts when the conversion data exceed the Hi\_thresh register or fall below the Lo\_thresh register value.

In either window or traditional comparator mode, the comparator can be configured to latch after being asserted by the COMP\_LAT bit in the Config register. This setting causes the assertion to remain even if the input signal is not beyond the bounds of the threshold registers. This latched assertion can only be cleared by issuing an SMBus alert response or by reading the [Conversion register](#). The ALERT/RDY pin can be configured as active high or active low by the COMP\_POL bit in the Config register. Operational diagrams for both the comparator modes are shown in [Figure 7-7](#).

The comparator can also be configured to activate the ALERT/RDY pin only after a set number of successive readings exceed the threshold values set in the threshold registers (Hi\_thresh and Lo\_thresh). The COMP\_QUE[1:0] bits in the Config register configures the comparator to wait for one, two, or four readings beyond the threshold before activating the ALERT/RDY pin. The COMP\_QUE[1:0] bits can also disable the comparator function, and put the ALERT/RDY pin into a high state.



**图 7-7. ALERT Pin Timing Diagram**

### 7.3.8 Conversion Ready Pin (ADS1014-Q1 and ADS1015-Q1 Only)

The ALERT/RDY pin can also be configured as a conversion ready pin. Set the most-significant bit of the Hi\_thresh register to 1b and the most-significant bit of Lo\_thresh register to 0b to enable the pin as a conversion-ready pin. The COMP\_POL bit continues to function as expected. Set the COMP\_QUE[1:0] bits to any 2-bit value other than 11b to keep the ALERT/RDY pin enabled, and allow the conversion-ready signal to appear at the ALERT/RDY pin output. The COMP\_MODE and COMP\_LAT bits no longer control any function. When configured as a conversion-ready pin, ALERT/RDY continues to require a pullup resistor. The ADS101x-Q1 provide an approximately 8- $\mu$ s, conversion-ready pulse on the ALERT/RDY pin at the end of each conversion in continuous-conversion mode, as shown in 图 7-8. In single-shot mode, the ALERT/RDY pin asserts low at the end of a conversion if the COMP\_POL bit is set to 0b.




图 7-8. Conversion Ready Pulse in Continuous-Conversion Mode

### 7.3.9 SMBus Alert Response

In latching comparator mode (COMP\_LAT = 1b), the ALERT/RDY pin asserts when the comparator detects a conversion that exceeds the upper or lower threshold value. This assertion is latched and can be cleared only by reading conversion data, or by issuing a successful SMBus alert response and reading the asserting device I<sup>2</sup>C address. If conversion data exceed the upper or lower threshold values after being cleared, the pin reasserts. This assertion does not affect conversions that are already in progress. The ALERT/RDY pin is an open-drain output. This architecture allows several devices to share the same interface bus. When disabled, the pin holds a high state so that the pin does not interfere with other devices on the same bus line.

When the controller senses that the ALERT/RDY pin has latched, the controller issues an SMBus alert command (00011001b) to the I<sup>2</sup>C bus. Any ADS1014-Q1 and ADS1015-Q1 data converters on the I<sup>2</sup>C bus with the ALERT/RDY pins asserted respond to the command with the target address. If more than one ADS101x-Q1 on the I<sup>2</sup>C bus assert the latched ALERT/RDY pin, arbitration during the address response portion of the SMBus alert determines which device clears assertion. The device with the lowest I<sup>2</sup>C address always wins arbitration. If a device loses arbitration, the device does not clear the comparator output pin assertion. The controller then repeats the SMBus alert response until all devices have the respective assertions cleared. In window comparator mode, the SMBus alert status bit indicates a 1b if signals exceed the high threshold, and a 0b if signals exceed the low threshold.

## 7.4 Device Functional Modes

### 7.4.1 Reset and Power-Up

The ADS101x-Q1 reset on power-up and set all the bits in the [Config register](#) to the respective default settings. The ADS101x-Q1 enter a power-down state after completion of the reset process. The device interface and digital blocks are active, but no data conversions are performed. The initial power-down state of the ADS101x-Q1 relieves systems with tight power-supply requirements from encountering a surge during power-up.

The ADS101x-Q1 respond to the I<sup>2</sup>C general-call reset command. When the ADS101x-Q1 receive a general-call reset command (06h), an internal reset is performed as if the device is powered-up.

### 7.4.2 Operating Modes

The ADS101x-Q1 operate in one of two modes: continuous-conversion or single-shot. The MODE bit in the Config register selects the respective operating mode.

#### 7.4.2.1 Single-Shot Mode

When the MODE bit in the Config register is set to 1b, the ADS101x-Q1 enter a power-down state, and operate in single-shot mode. This power-down state is the default state for the ADS101x-Q1 when power is first applied. Although powered down, the devices still respond to commands. The ADS101x-Q1 remain in this power-down state until a 1b is written to the operational status (OS) bit in the Config register. When the OS bit is asserted, the device powers up in approximately 25  $\mu$ s, resets the OS bit to 0b, and starts a single conversion. When conversion data are ready for retrieval, the device powers down again. Writing a 1b to the OS bit while a conversion is ongoing has no effect. To switch to continuous-conversion mode, write a 0b to the MODE bit in the Config register.

#### 7.4.2.2 Continuous-Conversion Mode

In continuous-conversion mode (MODE bit set to 0b), the ADS101x-Q1 perform conversions continuously. When a conversion is complete, the ADS101x-Q1 place the result in the [Conversion register](#) and immediately begin another conversion. When writing new configuration settings, the currently ongoing conversion completes with the previous configuration settings. Thereafter, continuous conversions with the new configuration settings start. To switch to single-shot conversion mode, write a 1b to the MODE bit in the configuration register or reset the device.

### 7.4.3 Duty Cycling For Low Power

The noise performance of a  $\Delta \Sigma$  ADC generally improves when lowering the output data rate because more samples of the internal modulator are averaged to yield one conversion result. In applications where power consumption is critical, the improved noise performance at low data rates is not always required. For these applications, the ADS101x-Q1 support duty cycling that yield significant power savings by periodically requesting high data rate readings at an effectively lower data rate. For example, an ADS101x-Q1 in power-down state with a data rate set to 3300 SPS can be operated by a microcontroller that instructs a single-shot conversion every 7.8 ms (128 SPS). A conversion at 3300 SPS only requires approximately 0.3 ms, so the ADS101x-Q1 enter power-down state for the remaining 7.5 ms. In this configuration, the ADS101x-Q1 consume approximately 1/25th the power that is otherwise consumed in continuous-conversion mode. The duty cycling rate is completely arbitrary and is defined by the controller. The ADS101x-Q1 offer lower data rates that do not implement duty cycling and also offer improved noise performance if required.

## 7.5 Programming

### 7.5.1 I<sup>2</sup>C Interface

The ADS101x-Q1 communicate through an I<sup>2</sup>C interface. I<sup>2</sup>C is a two-wire open-drain interface that supports multiple devices and controllers on a single bus. Devices on the I<sup>2</sup>C bus only drive the bus lines low by connecting them to ground; the devices never drive the bus lines high. Instead, the bus wires are pulled high by pullup resistors, so the bus wires are always high when no device is driving them low. As a result of this configuration, two devices cannot conflict. If two devices drive the bus simultaneously, there is no driver contention.

Communication on the I<sup>2</sup>C bus always takes place between two devices, one acting as the controller and the other as the target. Both the controller and target can read and write, but the target can only do so under the direction of the controller. Some I<sup>2</sup>C devices can act as a controller or target, but the ADS101x-Q1 can only act as a target device.

An I<sup>2</sup>C bus consists of two lines: SDA and SCL. SDA carries data; SCL provides the clock. All data are transmitted across the I<sup>2</sup>C bus in groups of eight bits. To send a bit on the I<sup>2</sup>C bus, drive the SDA line to the appropriate level while SCL is low (a low on SDA indicates the bit is zero; a high indicates the bit is one). After the SDA line settles, the SCL line is brought high, then low. This pulse on SCL clocks the SDA bit into the receiver shift register. If the I<sup>2</sup>C bus is held idle for more than 25 ms, the bus times out.

The I<sup>2</sup>C bus is bidirectional; that is, the SDA line is used for both transmitting and receiving data. When the controller reads from a target, the target drives the data line; when the controller writes to a target, the controller drives the data line. The controller always drives the clock line. The ADS101x-Q1 cannot act as a controller, and therefore can never drive SCL.

Most of the time the bus is idle; no communication occurs, and both lines are high. When communication takes place, the bus is active. Only a controller device can start a communication and initiate a START condition on the bus. Normally, the data line is only allowed to change state while the clock line is low. If the data line changes state while the clock line is high, this change is either a START condition or a STOP condition. A START condition occurs when the clock line is high, and the data line goes from high to low. A STOP condition occurs when the clock line is high, and the data line goes from low to high.

After the controller issues a START condition, the controller sends a byte that indicates with which target device to communicate with. This byte is called the *address byte*. Each device on an I<sup>2</sup>C bus has a unique 7-bit address that the device responds to. The controller sends an address in the address byte, together with a bit that indicates whether the controller wishes to read from or write to the target device.

Every byte (address and data) transmitted on the I<sup>2</sup>C bus is acknowledged with an *acknowledge* bit. When the controller finishes sending a byte (eight data bits) to a target, the controller stops driving SDA and waits for the target to acknowledge the byte. The target acknowledges the byte by pulling SDA low. The controller then sends a clock pulse to clock the acknowledge bit. Similarly, when the controller completes reading a byte, the controller pulls SDA low to acknowledge this completion to the target. The controller then sends a clock pulse to clock the bit. The controller always drives the clock line.

If a device is not present on the bus, and the controller attempts to address the device, the controller receives a *not-acknowledge* because no device is present at that address to pull the line low. A not-acknowledge is performed by simply leaving SDA high during an acknowledge cycle.

When the controller has finished communicating with a target, the controller can issue a STOP condition. When a STOP condition is issued, the bus becomes idle again. The controller can also issue another START condition. When a START condition is issued while the bus is active, this condition is called a repeated start condition.

The [Timing Requirements](#) section provides a timing diagram for the ADS101x-Q1 I<sup>2</sup>C communication.



### 7.5.1.1 I<sup>2</sup>C Address Selection

The ADS101x-Q1 have one address pin, ADDR, that configures the I<sup>2</sup>C address of the device. This pin can be connected to GND, VDD, SDA, or SCL, allowing for four different addresses to be selected with one pin, as shown in 表 7-2. The state of address pin ADDR is sampled continuously. Use the GND, VDD, and SCL addresses first. If SDA is used as the device address, hold the SDA line low for at least 100 ns after the SCL line goes low to make sure the device decodes the address correctly during I<sup>2</sup>C communication.

表 7-2. ADDR Pin Connection and Corresponding Target Address

ADDR PIN CONNECTION	TARGET ADDRESS
GND	1001000b
VDD	1001001b
SDA	1001010b
SCL	1001011b

### 7.5.1.2 I<sup>2</sup>C General Call

The ADS101x-Q1 respond to the I<sup>2</sup>C general call address (0000000b) if the eighth bit is 0b. The devices acknowledge the general call address and respond to commands in the second byte. If the second byte is 00000110b (06h), the ADS101x-Q1 reset the internal registers and enter a power-down state.

### 7.5.1.3 I<sup>2</sup>C Speed Modes

The I<sup>2</sup>C bus operates at one of three speeds. Standard mode allows a clock frequency of up to 100 kHz; fast mode permits a clock frequency of up to 400 kHz; and high-speed mode (also called Hs mode) allows a clock frequency of up to 3.4 MHz. The ADS101x-Q1 are fully compatible with all three modes.

No special action is required to use the ADS101x-Q1 in standard or fast mode, but high-speed mode must be activated. To activate high-speed mode, send a special address byte of 00001xxx<sub>b</sub> following the START condition, where xxx are bits unique to the Hs-capable controller. This byte is called the Hs controller code, and is different from normal address bytes; the eighth bit does not indicate read/write status. The ADS101x-Q1 do not acknowledge this byte; the I<sup>2</sup>C specification prohibits acknowledgment of the Hs controller code. Upon receiving a controller code, the ADS101x-Q1 switch on Hs mode filters, and communicate at up to 3.4 MHz. The ADS101x-Q1 switch out of Hs mode with the next STOP condition.

For more information on high-speed mode, consult the I<sup>2</sup>C specification.

## 7.5.2 Target Mode Operations

The ADS101x-Q1 act as target receivers or target transmitters. The ADS101x-Q1 cannot drive the SCL line as target devices.

### 7.5.2.1 Receive Mode


In target receive mode, the first byte transmitted from the controller to the target consists of the 7-bit device address followed by a low R/W bit. The next byte transmitted by the controller is the [Address Pointer register](#). The ADS101x-Q1 then acknowledge receipt of the Address Pointer register byte. The next two bytes are written to the address given by the register address pointer bits, P[1:0]. The ADS101x-Q1 acknowledge each byte sent. Register bytes are sent with the most significant byte first, followed by the least significant byte.

### 7.5.2.2 Transmit Mode

In target transmit mode, the first byte transmitted by the controller is the 7-bit target address followed by the high R/W bit. This byte places the target into transmit mode and indicates that the ADS101x-Q1 are being read from. The next byte transmitted by the target is the most significant byte of the register that is indicated by the register address pointer bits, P[1:0]. This byte is followed by an acknowledgment from the controller. The remaining least significant byte is then sent by the target and is followed by an acknowledgment from the controller. The controller can terminate transmission after any byte by not acknowledging or issuing a START or STOP condition.








A. The values of A0 and A1 are determined by the ADDR pin.

图 7-10. Timing Diagram for Writing to ADS101x-Q1



A. The values of A0 and A1 are determined by the ADDR pin.

图 7-11. Timing Diagram for SMBus Alert Response


## 7.5.4 Data Format

The ADS101x-Q1 provide 12 bits of data in binary two's-complement format that is left-justified within the 16-bit [Conversion register](#). A positive full-scale (+FS) input produces an output code of 7FFh and a negative full-scale (– FS) input produces an output code of 800h. The output clips at these codes for signals that exceed full-scale. [表 7-3](#) summarizes the ideal output codes for different input signals. [图 7-12](#) shows code transitions versus input voltage.

**表 7-3. Input Signal Versus Ideal Output Code**

INPUT SIGNAL $V_{IN} = (V_{AINP} - V_{AINN})$	IDEAL OUTPUT CODE <sup>(1)</sup>
$\geq +FS (2^{11} - 1) / 2^{11}$	7FFh
$+FS / 2^{11}$	001h
0	000h
$-FS / 2^{11}$	FFFh
$\leq -FS$	800h

- (1) Excludes the effects of noise, INL, offset, and gain errors. Bits D[11:0] of the conversion register are shown.



**图 7-12. Code Transition Diagram**

### 备注

Single-ended signal measurements, where  $V_{AINN} = 0$  V and  $V_{AINP} = 0$  V to +FS, only use the positive code range from 000h to 7FFh. However, because of device offset, the ADS101x-Q1 can still output negative codes in case  $V_{AINP}$  is close to 0 V.

## 7.6 Register Map

The ADS101x-Q1 have four registers that are accessible through the I<sup>2</sup>C interface using the [Address Pointer register](#). The [Conversion register](#) contains the result of the last conversion. The [Config register](#) is used to change the ADS101x-Q1 operating modes and query the status of the device. The other two registers, Lo\_thresh and Hi\_thresh, set the threshold values used for the comparator function, and are not available in the ADS1013-Q1.

### 7.6.1 Address Pointer Register (address = N/A) [reset = N/A]

All four registers are accessed by writing to the Address Pointer register; see [图 7-9](#).

**图 7-13. Address Pointer Register**

7	6	5	4	3	2	1	0
RESERVED						P[1:0]	
W-000000b						W-00b	

LEGEND: R/W = Read/Write; R = Read only; W = Write only; -n = value after reset

**表 7-4. Address Pointer Register Field Descriptions**

Bit	Field	Type	Reset	Description
7:2	Reserved	W	000000b	Always write 000000b
1:0	P[1:0]	W	00b	<b>Register address pointer</b> 00b : Conversion register 01b : Config register 10b : Lo_thresh register 11b : Hi_thresh register

### 7.6.2 Conversion Register (P[1:0] = 00b) [reset = 0000h]

The 16-bit Conversion register contains the result of the last conversion in binary two's-complement format. Following power-up, the Conversion register is cleared to 0000h, and remains 0000h until the first conversion completes.

**图 7-14. Conversion Register**

15	14	13	12	11	10	9	8
D[11:4]							
R-00h							
7	6	5	4	3	2	1	0
D[3:0]				RESERVED			
R-0h				R-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 7-5. Conversion Register Field Descriptions**

Bit	Field	Type	Reset	Description
15:4	D[11:0]	R	000h	12-bit conversion result
3:0	Reserved	R	0h	Always reads back 0h

### 7.6.3 Config Register (P[1:0] = 01b) [reset = 8583h]

The 16-bit Config register is used to control the operating mode, input selection, data rate, full-scale range, and comparator modes.

**图 7-15. Config Register - ADS1013-Q1**

15	14	13	12	11	10	9	8
OS	RESERVED						MODE
R/W-1b		R/W-000010b					
7	6	5	4	3	2	1	0
DR[2:0]			RESERVED				
R/W-100b				R/W-00011b			

**图 7-16. Config Register - ADS1014-Q1**

15	14	13	12	11	10	9	8
OS	RESERVED				PGA[2:0]		MODE
R/W-1b		R/W-000b			R/W-010b		R/W-1b
7	6	5	4	3	2	1	0
DR[2:0]			COMP_MODE	COMP_POL	COMP_LAT	COMP_QUE[1:0]	
R/W-100b			R/W-0b	R/W-0b	R/W-0b	R/W-11b	

**图 7-17. Config Register - ADS1015-Q1**

15	14	13	12	11	10	9	8
OS	MUX[2:0]				PGA[2:0]		MODE
R/W-1b		R/W-000b			R/W-010b		R/W-1b
7	6	5	4	3	2	1	0
DR[2:0]			COMP_MODE	COMP_POL	COMP_LAT	COMP_QUE[1:0]	
R/W-100b			R/W-0b	R/W-0b	R/W-0b	R/W-11b	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

**表 7-6. Config Register Field Descriptions**

Bit	Field	Type	Reset	Description
15	OS	R/W	1b	<b>Operational status or single-shot conversion start</b> This bit determines the operational status of the device. OS can only be written when in power-down state and has no effect when a conversion is ongoing. When writing: 0b : No effect 1b : Start a single conversion (when in power-down state) When reading: 0b : Device is currently performing a conversion 1b : Device is not currently performing a conversion
14:12	MUX[2:0]	R/W	000b	<b>Input multiplexer configuration (ADS1015-Q1 only)</b> These bits configure the input multiplexer. <i>These bits serve no function on the ADS1013-Q1 and ADS1014-Q1. ADS1013-Q1 and ADS1014-Q1 always use inputs <math>AIN_P = AIN_0</math> and <math>AIN_N = AIN_1</math>.</i> 000b : $AIN_P = AIN_0$ and $AIN_N = AIN_1$ (default) 001b : $AIN_P = AIN_0$ and $AIN_N = AIN_3$ 010b : $AIN_P = AIN_1$ and $AIN_N = AIN_3$ 011b : $AIN_P = AIN_2$ and $AIN_N = AIN_3$ 100b : $AIN_P = AIN_0$ and $AIN_N = GND$ 101b : $AIN_P = AIN_1$ and $AIN_N = GND$ 110b : $AIN_P = AIN_2$ and $AIN_N = GND$ 111b : $AIN_P = AIN_3$ and $AIN_N = GND$

表 7-6. Config Register Field Descriptions (continued)

Bit	Field	Type	Reset	Description
11:9	PGA[2:0]	R/W	010b	<b>Programmable gain amplifier configuration</b> These bits set the FSR of the programmable gain amplifier. <i>These bits serve no function on the ADS1013-Q1. ADS1013-Q1 always uses FSR = <math>\pm 2.048</math> V.</i> 000b : FSR = $\pm 6.144$ V <sup>(1)</sup> 001b : FSR = $\pm 4.096$ V <sup>(1)</sup> 010b : FSR = $\pm 2.048$ V (default) 011b : FSR = $\pm 1.024$ V 100b : FSR = $\pm 0.512$ V 101b : FSR = $\pm 0.256$ V 110b : FSR = $\pm 0.256$ V 111b : FSR = $\pm 0.256$ V
8	MODE	R/W	1b	<b>Device operating mode</b> This bit controls the operating mode. 0b : Continuous-conversion mode 1b : Single-shot mode or power-down state (default)
7:5	DR[2:0]	R/W	100b	<b>Data rate</b> These bits control the data rate setting. 000b : 128 SPS 001b : 250 SPS 010b : 490 SPS 011b : 920 SPS 100b : 1600 SPS (default) 101b : 2400 SPS 110b : 3300 SPS 111b : 3300 SPS
4	COMP_MODE	R/W	0b	<b>Comparator mode (ADS1014-Q1 and ADS1015-Q1 only)</b> This bit configures the comparator operating mode. <i>This bit serves no function on the ADS1013-Q1.</i> 0b : Traditional comparator (default) 1b : Window comparator
3	COMP_POL	R/W	0b	<b>Comparator polarity (ADS1014-Q1 and ADS1015-Q1 only)</b> This bit controls the polarity of the ALERT/RDY pin. <i>This bit serves no function on the ADS1013-Q1.</i> 0b : Active low (default) 1b : Active high
2	COMP_LAT	R/W	0b	<b>Latching comparator (ADS1014-Q1 and ADS1015-Q1 only)</b> This bit controls whether the ALERT/RDY pin latches after being asserted or clears after conversions are within the margin of the upper and lower threshold values. <i>This bit serves no function on the ADS1013-Q1.</i> 0b : Nonlatching comparator. The ALERT/RDY pin does not latch when asserted (default). 1b : Latching comparator. The asserted ALERT/RDY pin remains latched until conversion data are read by the controller or an appropriate SMBus alert response is sent by the controller. The device responds with an address, and is the lowest address currently asserting the ALERT/RDY bus line.
1:0	COMP_QUE[1:0]	R/W	11b	<b>Comparator queue and disable (ADS1014-Q1 and ADS1015-Q1 only)</b> These bits perform two functions. When set to 11, the comparator is disabled and the ALERT/RDY pin is set to a high-impedance state. When set to any other value, the ALERT/RDY pin and the comparator function are enabled, and the set value determines the number of successive conversions exceeding the upper or lower threshold required before asserting the ALERT/RDY pin. <i>These bits serve no function on the ADS1013-Q1.</i> 00b : Assert after one conversion 01b : Assert after two conversions 10b : Assert after four conversions 11b : Disable comparator and set ALERT/RDY pin to high-impedance (default)

(1) This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to the analog inputs of the device.

#### 7.6.4 Lo\_thresh (P[1:0] = 10b) [reset = 8000h] and Hi\_thresh (P[1:0] = 11b) [reset = 7FFFh] Registers

These two registers are applicable to the ADS1015-Q1 and ADS1014-Q1. These registers serve no purpose in the ADS1013-Q1. The upper and lower threshold values used by the comparator are stored in two 16-bit registers in two's-complement format. The comparator is implemented as a digital comparator; therefore, the values in these registers must be updated whenever the PGA settings are changed.

The conversion-ready function of the ALERT/RDY pin is enabled by setting the Hi\_thresh register MSB to 1b and the Lo\_thresh register MSB to 0b. To use the comparator function of the ALERT/RDY pin, the Hi\_thresh register value must always be greater than the Lo\_thresh register value. The threshold register formats are shown in 图 7-18. When set to RDY mode, the ALERT/RDY pin outputs the OS bit when in single-shot mode, and provides a continuous-conversion ready pulse when in continuous-conversion mode.

图 7-18. Lo\_thresh Register

15	14	13	12	11	10	9	8
Lo_thresh[11:4]							
R/W-80h							
7	6	5	4	3	2	1	0
Lo_thresh[3:0]				RESERVED			
R/W-0h				R-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 7-7. Hi\_thresh Register

15	14	13	12	11	10	9	8
Hi_thresh[11:4]							
R/W-7Fh							
7	6	5	4	3	2	1	0
Hi_thresh[3:0]				RESERVED			
R/W-Fh				R-Fh			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 7-8. Lo\_thresh and Hi\_thresh Register Field Descriptions

Bit	Field	Type	Reset	Description
15:4	Lo_thresh[11:0]	R/W	800h	Low threshold value
15:4	Hi_thresh[11:0]	R/W	7FFFh	High threshold value

## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 Application Information

The following sections give example circuits and suggestions for using the ADS101x-Q1 in various situations.

#### 8.1.1 Basic Connections

The principle I<sup>2</sup>C connections for the ADS1015-Q1 are shown in 图 8-1.




图 8-1. Typical Connections of the ADS1015-Q1

The fully differential voltage input of the ADS101x-Q1 is ideal for connection to differential sources with moderately low source impedance, such as thermocouples and thermistors. Although the ADS101x-Q1 can read bipolar differential signals, these devices cannot accept negative voltages on either input.

The ADS101x-Q1 draw transient currents during conversion. A 0.1-μF power-supply bypass capacitor supplies the momentary bursts of extra current required from the supply.

The ADS101x-Q1 interface directly to standard mode, fast mode, and high-speed mode I<sup>2</sup>C controllers. Any microcontroller I<sup>2</sup>C peripheral, including controller-only and single-controller I<sup>2</sup>C peripherals, operates with the ADS101x-Q1. The ADS101x-Q1 does not perform clock-stretching (that is, the device never pulls the clock line low), so this function does not need to be provided for unless other clock-stretching devices are on the same I<sup>2</sup>C bus.


Pullup resistors are required on both the SDA and SCL lines because I<sup>2</sup>C bus drivers are open drain. The size of these resistors depends on the bus operating speed and capacitance of the bus lines. Higher-value resistors consume less power, but increase the transition times on the bus, thus limiting the bus speed. Lower-value resistors allow higher speed, but at the expense of higher power consumption. Long bus lines have higher capacitance and require smaller pullup resistors to compensate. Do not use resistors that are too small to avoid bus drivers being unable to pull the bus lines low.



### 8.1.2 Single-Ended Inputs

The ADS1013-Q1 and ADS1014-Q1 can measure one, and the ADS1015-Q1 up to four, single-ended signals. The ADS1013-Q1 and ADS1014-Q1 can measure single-ended signals by connecting AIN1 to GND externally. The ADS1015-Q1 measures single-ended signals by appropriate configuration of the MUX[2:0] bits in the [Config register](#). 图 8-2 shows a single-ended connection scheme for ADS1015-Q1. The single-ended signal ranges from 0 V up to positive supply or +FS, whichever is lower. Negative voltages cannot be applied to these devices because the ADS101x-Q1 can only accept positive voltages with respect to ground. The ADS101x-Q1 do not lose linearity within the input range.

The ADS101x-Q1 offer a differential input voltage range of  $\pm\text{FSR}$ . Single-ended configurations use only one-half of the full-scale input voltage range. Differential configurations maximize the dynamic range of the ADC, and provide better common-mode noise rejection than single-ended configurations.



NOTE: Digital pin connections omitted for clarity.

**图 8-2. Measuring Single-Ended Inputs**

The ADS1015-Q1 also allows AIN3 to serve as a common point for measurements by appropriate setting of the MUX[2:0] bits. AIN0, AIN1, and AIN2 can all be measured with respect to AIN3. In this configuration, the ADS1015-Q1 operates with inputs, where AIN3 serves as the common point. This ability improves the usable range over the single-ended configuration because negative differential voltages are allowed when  $\text{GND} < V_{(\text{AIN3})} < \text{VDD}$ ; however, common-mode noise attenuation is not offered.

### 8.1.3 Input Protection

The ADS101x-Q1 are fabricated in a small-geometry, low-voltage process. The analog inputs feature protection diodes to the supply rails. However, the current-handling ability of these diodes is limited, and the ADS101x-Q1 can be permanently damaged by analog input voltages that exceed approximately 300 mV beyond the rails for extended periods. One way to protect against overvoltage is to place current-limiting resistors on the input lines. The ADS101x-Q1 analog inputs can withstand continuous currents as large as 10 mA.

### 8.1.4 Unused Inputs and Outputs

Follow the guidelines below for the connection of unused device pins:

- Either float unused analog inputs, or tie unused analog inputs to GND
- Either float NC (not connected) pins, or tie the NC pins to GND
- If the ALERT/RDY output pin is not used, leave the pin unconnected or tie the pin to VDD using a weak pullup resistor

### 8.1.5 Analog Input Filtering

Analog input filtering serves two purposes:

1. Limits the effect of aliasing during the sampling process
2. Reduces external noise from being a part of the measurement

Aliasing occurs when frequency components are present in the input signal that are higher than half the sampling frequency of the ADC (also known as the *Nyquist frequency*). These frequency components fold back and show up in the actual frequency band of interest below half the sampling frequency. The filter response of the digital filter repeats at multiples of the sampling frequency, also known as the modulator frequency ( $f_{MOD}$ ), as shown in 图 8-3. Signals or noise up to a frequency where the filter response repeats are attenuated to a certain amount by the digital filter depending on the filter architecture. Any frequency components present in the input signal around the modulator frequency, or multiples thereof, are not attenuated and alias back into the band of interest, unless attenuated by an external analog filter.





图 8-3. Effect of Aliasing

Many sensor signals are inherently band-limited; for example, the output of a thermocouple has a limited rate of change. In this case, the sensor signal does not alias back into the pass band when using a  $\Delta \Sigma$  ADC. However, any noise pick-up along the sensor wiring or the application circuitry can potentially alias into the pass band. Power line-cycle frequency and harmonics are one common noise source. External noise can also be generated from electromagnetic interference (EMI) or radio frequency interference (RFI) sources, such as nearby motors and cellular phones. Another noise source typically exists on the printed-circuit-board (PCB) in the form of clocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the measurement result.

A first-order resistor-capacitor (RC) filter is (in most cases) sufficient to either totally eliminate aliasing, or to reduce the effect of aliasing to a level within the noise floor of the sensor. Ideally, any signal beyond  $f_{MOD} / 2$  is attenuated to a level below the noise floor of the ADC. The digital filter of the ADS101x-Q1 attenuate signals to a certain degree. In addition, noise components are usually smaller in magnitude than the actual sensor signal. Therefore, use a first-order RC filter with a cutoff frequency set at the output data rate or 10x higher as a generally good starting point for a system design.

### 8.1.6 Connecting Multiple Devices

Up to four ADS101x-Q1 devices can be connected to a single I<sup>2</sup>C bus using different address pin configurations for each device. Use the address pin to set the ADS101x-Q1 to one of four different I<sup>2</sup>C addresses. Use the GND, VDD, and SCL addresses first. If SDA is used as the device address, hold the SDA line low for at least 100 ns after the SCL line goes low to make sure the device decodes the address correctly during I<sup>2</sup>C communication. An example showing four ADS101x-Q1 devices on the same I<sup>2</sup>C bus is shown in 图 8-4. One set of pullup resistors is required per bus. The pullup resistor values may need to be lowered to compensate for the additional bus capacitance presented by multiple devices and increased line length.



NOTE: ADS101x-Q1 power and input connections omitted for clarity. The ADDR pin selects the I<sup>2</sup>C address.

**图 8-4. Connecting Multiple ADS101x-Q1 Devices**

### 8.1.7 Quick-Start Guide

This section provides a brief example of ADS101x-Q1 communications. Hardware for this design includes: one ADS101x-Q1 configured with an I<sup>2</sup>C address of 1001000b; a microcontroller with an I<sup>2</sup>C interface; discrete components such as resistors, capacitors, and serial connectors; and a 2-V to 5-V power supply. 图 8-5 shows the basic hardware configuration.

The ADS101x-Q1 communicate with the controller (microcontroller) through an I<sup>2</sup>C interface. The controller provides a clock signal on the SCL pin and data are transferred using the SDA pin. The ADS101x-Q1 never drive the SCL pin. For information on programming and debugging the microcontroller being used, see the device-specific product data sheet.

The first byte sent by the controller is the ADS101x-Q1 address, followed by the R/W bit that instructs the ADS101x-Q1 to listen for a subsequent byte. The second byte is the [Address Pointer register](#) byte. The third and fourth bytes sent from the controller are written to the register indicated in register address pointer bits P[1:0]. See 图 7-9 and 图 7-10 for read and write operation timing diagrams, respectively. All read and write transactions with the ADS101x-Q1 must be preceded by a START condition, and followed by a STOP condition.

For example, to write to the configuration register to set the ADS101x-Q1 to continuous-conversion mode and then read the conversion result, send the following bytes in this order:

1. **Write to Config register:**
  - First byte: 10010000b (first 7-bit I<sup>2</sup>C address followed by a low R/W bit)
  - Second byte: 00000001b (points to Config register)
  - Third byte: 10000100b (MSB of the Config register to be written)
  - Fourth byte: 10000011b (LSB of the Config register to be written)
2. **Write to Address Pointer register:**
  - First byte: 10010000b (first 7-bit I<sup>2</sup>C address followed by a low R/W bit)
  - Second byte: 00000000b (points to Conversion register)
3. **Read Conversion register:**
  - First byte: 10010001b (first 7-bit I<sup>2</sup>C address followed by a high R/W bit)
  - Second byte: the ADS101x-Q1 responds with the MSB of the Conversion register
  - Third byte: the ADS101x-Q1 responds with the LSB of the Conversion register




图 8-5. Basic Hardware Configuration

## 8.2 Typical Application

Shunt-based, current-measurement solutions are widely used to monitor load currents. Low-side, current-shunt measurements are independent of the bus voltage because the shunt common-mode voltage is near ground. 图 8-6 shows an example circuit for a bidirectional, low-side, current-shunt measurement system. The load current is determined by measuring the voltage across the shunt resistor that is amplified and level-shifted by a low-drift operational amplifier, OPA333-Q1. The OPA333-Q1 output voltage is digitized with ADS1015-Q1 and sent to the microcontroller using the I<sup>2</sup>C interface. This circuit is capable of measuring bidirectional currents flowing through the shunt resistor with great accuracy and precision.




图 8-6. Low-Side Current Shunt Monitoring

### 8.2.1 Design Requirements

表 8-1 shows the design parameters for this application.

表 8-1. Design Parameters

DESIGN PARAMETER	VALUE
Supply voltage (VDD)	5 V
Voltage across shunt resistor ( $V_{SHUNT}$ )	$\pm 50$ mV
Output data rate (DR)	$\geq 200$ readings per second
Typical measurement accuracy at $T_A = 25^\circ\text{C}$ <sup>(1)</sup>	$\pm 0.25\%$

(1) Does not account for inaccuracy of shunt resistor and the precision resistors used in the application.

### 8.2.2 Detailed Design Procedure

The first stage of the application circuit consists of an OPA333-Q1 in a noninverting summing amplifier configuration and serves two purposes:

1. To level-shift the ground-referenced signal to allow bidirectional current measurements while running off a unipolar supply. The voltage across the shunt resistor,  $V_{SHUNT}$ , is level-shifted by a common-mode voltage,  $V_{CM}$ , as shown in 图 8-6. The level-shifted voltage,  $V_{INX}$ , at the noninverting input is given by 方程式 3.

$$V_{INX} = (V_{CM} \cdot R_3 + V_{SHUNT} \cdot R_4) / (R_3 + R_4) \quad (3)$$

2. To amplify the level-shifted voltage ( $V_{INX}$ ). The OPA333-Q1 is configured in a noninverting gain configuration with the output voltage,  $V_{OUT}$ , given by 方程式 4.

$$V_{OUT} = V_{INX} \cdot (1 + R_2 / R_1) \quad (4)$$

Using 方程式 3 and 方程式 4,  $V_{OUT}$  is given as a function of  $V_{SHUNT}$  and  $V_{CM}$  by 方程式 5.

$$V_{OUT} = (V_{CM} \cdot R_3 + V_{SHUNT} \cdot R_4) / (R_3 + R_4) \cdot (1 + R_2 / R_1) \quad (5)$$

Using 方程式 5 the ADC differential input voltage, before the first-order RC filter, is given by 方程式 6.

$$V_{OUT} - V_{CM} = V_{SHUNT} \cdot (1 + R_2 / R_1) / (1 + R_4 / R_3) + V_{CM} \cdot (R_2 / R_1 - R_3 / R_4) / (1 + R_3 / R_4) \quad (6)$$

If  $R_1 = R_4$  and  $R_2 = R_3$ , 方程式 6 is simplified to 方程式 7.

$$V_{OUT} - V_{CM} = V_{SHUNT} \cdot (1 + R_2 / R_1) / (1 + R_4 / R_3) \quad (7)$$

### 8.2.2.1 Shunt Resistor Considerations

A shunt resistor ( $R_{SHUNT}$ ) is an accurate resistance inserted in series with the load as described in 图 8-6. If the absolute voltage drop across the shunt,  $|V_{SHUNT}|$ , is a larger percentage of the bus voltage, the voltage drop can reduce the overall efficiency and system performance. If  $|V_{SHUNT}|$  is too low, measuring the small voltage drop requires careful design attention and proper selection of the ADC, operation amplifier, and precision resistors. Make sure that the absolute voltage at the shunt terminals does not result in violation of the input common-mode voltage range requirements of the operational amplifier. The power dissipation on the shunt resistor increases the temperature because of the current flowing through the resistor. To minimize the measurement errors resulting from variation in temperature, select a low-drift shunt resistor. To minimize the measurement gain error, select a shunt resistor with a low tolerance value. To remove the errors caused by stray ground resistance, use a four-wire Kelvin-connected shunt resistor; see 图 8-6.

### 8.2.2.2 Operational Amplifier Considerations

The operational amplifier used for this design example requires the following features:

- Unipolar supply operation (5 V)
- Low input offset voltage ( $< 10 \mu V$ ) and input offset voltage drift ( $< 0.5 \mu V/^{\circ}C$ )
- Rail-to-rail input and output capability
- Low thermal and flicker noise
- High common-mode rejection ( $> 100 \text{ dB}$ )

The OPA333-Q1 offers all these benefits and is selected for this application.

### 8.2.2.3 ADC Input Common-Mode Considerations

$V_{CM}$  sets the  $V_{OUT}$  common-mode voltage by appropriate selection of precision resistors  $R_1$ ,  $R_2$ ,  $R_3$ , and  $R_4$ .

If  $R_1 = R_3$ ,  $R_2 = R_4$ , and  $V_{SHUNT} = 0 \text{ V}$ ,  $V_{OUT}$  is given by 方程式 8.

$$V_{OUT} = V_{CM} \quad (8)$$

If  $V_{OUT}$  is connected to the ADC positive input (AINP) and  $V_{CM}$  is connected to the ADC negative input (AINN),  $V_{CM}$  appears as a common-mode voltage to the ADC. This configuration allows pseudo-differential measurements and uses the maximum dynamic range of the ADC if  $V_{CM}$  is set at midsupply ( $V_{DD} / 2$ ). A resistor divider from  $V_{DD}$  to GND followed by a buffer amplifier can be used to generate  $V_{CM}$ .

### 8.2.2.4 Resistor ( $R_1$ , $R_2$ , $R_3$ , $R_4$ ) Considerations

Proper selection of resistors  $R_1$ ,  $R_2$ ,  $R_3$ , and  $R_4$  is critical for meeting the overall accuracy requirements.

Using 方程式 6, the offset term,  $V_{OUT-OS}$ , and the gain term,  $A_{OUT}$ , of the differential ADC input are represented by 方程式 9 and 方程式 10 respectively. The error contributions from the first-order RC filters are ignored.

$$V_{OUT-OS} = V_{CM} \cdot (R_2 / R_1 - R_3 / R_4) / (1 + R_3 / R_4) \quad (9)$$

$$A_{OUT} = (1 + R_2 / R_1) / (1 + R_4 / R_3) \quad (10)$$

The tolerance, drift, and linearity performance of these resistors is critical to meeting the overall accuracy requirements. In 方程式 9, if  $R_1 = R_3$  and  $R_2 = R_4$ ,  $V_{OUT-OS} = 0 \text{ V}$  and therefore, the common-mode voltage,  $V_{CM}$ ,

only contributes to level-shift  $V_{SHUNT}$  and does not introduce any error at the differential ADC inputs. High-precision resistors provide better common-mode rejection from  $V_{CM}$ .

### 8.2.2.5 Noise and Input Impedance Considerations

If  $v_{n\_res}$  represents the input-referred rms noise from all the resistors,  $v_{n\_op}$  represents the input-referred rms noise of the OPA333-Q1, and  $v_{n\_ADC}$  represents the input-referred rms noise of the ADS1015-Q1, the total input-referred noise of the entire system,  $v_N$ , can be approximated by 方程式 11.

$$v_N^2 = v_{n\_res}^2 + v_{n\_op}^2 + v_{n\_ADC}^2 / (1 + R_2 / R_1)^2 \quad (11)$$

The ADC noise contribution,  $v_{n\_ADC}$ , is attenuated by the noninverting gain stage.

If the gain of the noninverting gain stage is high ( $\geq 5$ ), a good approximation for  $v_{n\_res}^2$  is given by 方程式 12. The noise contribution from resistors  $R_2$ ,  $R_4$ ,  $R_5$ , and  $R_6$  when referred to the input is smaller in comparison to  $R_1$  and  $R_3$  and can be neglected for approximation purposes.

$$v_{n\_res}^2 = 4 \cdot k \cdot T \cdot (R_1 + R_3) \cdot \Delta f \quad (12)$$

where

- $k$  = Boltzmann constant
- $T$  = Temperature (in kelvins)
- $\Delta f$  = Noise bandwidth

An approximation for the input impedance,  $R_{IN}$ , of the application circuit is given by 方程式 13.  $R_{IN}$  can be modeled as a resistor in parallel with the shunt resistor, and can contribute to additional gain error.

$$R_{IN} = R_3 + R_4 \quad (13)$$

From 方程式 12 and 方程式 13, a trade-off exists between  $v_N$  and  $R_{IN}$ . If  $R_3$  increases,  $v_{n\_res}$  increases, and therefore, the total input-referred rms system noise,  $v_N$ , increases. If  $R_3$  decreases, the input impedance,  $R_{IN}$ , drops, and causes additional gain error.

### 8.2.2.6 First-Order RC Filter Considerations

Although the device digital filter attenuates high-frequency noise, use a first-order, low-pass RC filter at the ADC inputs to further reject out-of-bandwidth noise and avoid aliasing. A differential low-pass RC filter formed by  $R_5$ ,  $R_6$ , and the differential capacitor  $C_{DIFF}$  sets the -3-dB cutoff frequency,  $f_C$ , given by 方程式 14. These filter resistors produce a voltage drop because of the input currents flowing into and out of the ADC. This voltage drop can contribute to an additional gain error. Limit the filter resistor values to below 1 k $\Omega$ .

$$f_C = 1 / [2 \pi \cdot (R_5 + R_6) \cdot C_{DIFF}] \quad (14)$$

Two common-mode filter capacitors ( $C_{CM1}$  and  $C_{CM2}$ ) are also added to offer attenuation of high-frequency, common-mode noise components. Select a differential capacitor,  $C_{DIFF}$ , that is at least an order of magnitude (10x) larger than these common-mode capacitors because mismatches in these common-mode capacitors can convert common-mode noise into differential noise.

### 8.2.2.7 Circuit Implementation

表 8-2 shows the chosen values for this design.

表 8-2. Parameters

PARAMETER	VALUE
$V_{CM}$	2.5 V
FSR of ADC	$\pm 0.256$ V
Output data rate	250 SPS
$R_1, R_3$	1 k $\Omega$ <sup>(1)</sup>
$R_2, R_4$	5 k $\Omega$ <sup>(1)</sup>
$R_5, R_6$	100 $\Omega$ <sup>(1)</sup>
$C_{DIFF}$	0.22 $\mu$ F
$C_{CM1}, C_{CM2}$	0.022 $\mu$ F

(1) 1% precision resistors are used.

Using 方程式 5, if  $V_{SHUNT}$  ranges from  $-50$  mV to  $+50$  mV, the application circuit produces a differential voltage ranging from  $-0.250$  V to  $+0.250$  V across the ADC inputs. The ADC is therefore configured at a FSR of  $\pm 0.256$  V to maximize the dynamic range of the ADC.

The  $-3$ -dB cutoff frequencies of the differential low-pass filter and the common-mode low-pass filters are set at 3.6 kHz and 0.36 kHz, respectively.

$R_{SHUNT}$  typically ranges from 0.01 m $\Omega$  to 100 m $\Omega$ . Therefore, if  $R_1 = R_3 = 1$  k $\Omega$ , a good trade-off exists between the circuit input impedance and input-referred resistor noise as explained in the [Noise and Input Impedance Considerations](#) section.

A simple resistor divider followed by a buffer amplifier is used to generate  $V_{CM}$  of 2.5 V from a 5-V supply.

### 8.2.2.8 Results Summary

A precision voltage source is used to sweep  $V_{SHUNT}$  from  $-50$  mV to  $+50$  mV. The application circuit produces a differential voltage of  $-250$  mV to  $+250$  mV across the ADC inputs. 图 8-7 and 图 8-8 show the measurement results. The measurements are taken at  $T_A = 25^\circ\text{C}$ . Although 1% tolerance resistors are used, the exact value of these resistors are measured with a Fluke 4.5 digit multimeter to exclude the errors due to inaccuracy of these resistors. In 图 8-7, the x-axis represents  $V_{SHUNT}$  and the black line represents the measured digital output voltage in mV. In 图 8-8, the x-axis represents  $V_{SHUNT}$ , the black line represents the total measurement error in %, the blue line represents the total measurement error in % after excluding the errors from precision resistors and the green line represents the total measurement error in % after excluding the errors from precision resistors and performing a system offset calibration with  $V_{SHUNT} = 0$  V. 表 8-3 shows a results summary.

表 8-3. Results Summary<sup>(1)</sup>

PARAMETER	VALUE
Total error, including errors from 1% precision resistors	1.89%
Total error, excluding errors from 1% precision resistors	0.17%
Total error, after offset calibration, excluding errors from 1% precision resistors	0.11%

(1)  $T_A = 25^\circ\text{C}$ , not accounting for inaccuracy of shunt resistor.



## 8.2.3 Application Curves




图 8-7. Measured Output vs Shunt Voltage ( $V_{SHUNT}$ )




图 8-8. Measurement Error vs Shunt Voltage ( $V_{SHUNT}$ )

## 8.3 Power Supply Recommendations

The device requires a single unipolar supply, VDD, to power both the analog and digital circuitry of the device.

### 8.3.1 Power-Supply Sequencing

Wait approximately 50  $\mu$ s after VDD is stabilized before communicating with the device to allow the power-up reset process to complete.

### 8.3.2 Power-Supply Decoupling

Good power-supply decoupling is important to achieve optimum performance. VDD must be decoupled with at least a 0.1- $\mu$ F capacitor, as shown in 图 8-9. The 0.1- $\mu$ F bypass capacitor supplies the momentary bursts of extra current required from the supply when the device is converting. Place the bypass capacitor as close to the power-supply pin of the device as possible using low-impedance connections. Use multilayer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoid the use of vias for connecting the capacitors to the device pins for better noise immunity. The use of multiple vias in parallel lowers the overall inductance, and is beneficial for connections to ground planes.




图 8-9. ADS1015-Q1 Power-Supply Decoupling

## 8.4 Layout

### 8.4.1 Layout Guidelines

Employ best design practices when laying out a printed-circuit board (PCB) for both analog and digital components. For optimal performance, separate the analog components [such as ADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital components [such as microcontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. An example of good component placement is shown in 图 8-10. Although 图 8-10 provides a good example of component placement, the best placement for each application is unique to the geometries, components, and PCB fabrication capabilities employed. That is, there is no single layout that is perfect for every design and careful consideration must always be used when designing with any analog component.




图 8-10. System Component Placement

The following outlines some basic recommendations for the layout of the ADS101x-Q1 to get the best possible performance of the ADC. A good design can be ruined with a bad circuit layout.

- Separate analog and digital signals. To start, partition the board into analog and digital sections where the layout permits. Route digital lines away from analog lines. This placement prevents digital noise from coupling back into analog signals.
- Fill void areas on signal layers with ground fill.
- Provide good ground return paths. Signal return currents flow on the path of least impedance. If the ground plane is cut or has other traces that block the current from flowing right next to the signal trace, the current must find another path to return to the source and complete the circuit. A longer return current path increases the chance that the signal radiates. Sensitive signals are more susceptible to EMI interference.
- Use bypass capacitors on supplies to reduce high-frequency noise. Do not place vias between bypass capacitors and the active device. Placing the bypass capacitors on the same layer as close to the active device yields the best results.
- Consider the resistance and inductance of the routing. Often, traces for the inputs have resistances that react with the input bias current and cause an added error voltage. Reduce the loop area enclosed by the source signal and the return current in order to reduce the inductance in the path. Reduce the inductance to reduce the EMI pickup, and reduce the high frequency impedance observed by the device.
- Differential inputs must be matched for both the inputs going to the measurement source.
- Analog inputs with differential connections must have a capacitor placed differentially across the inputs. Best input combinations for differential measurements use adjacent analog input lines such as AIN0, AIN1 and AIN2, AIN3. The differential capacitors must be of high quality. The best ceramic chip capacitors are C0G (NPO), which have stable properties and low-noise characteristics.

## 8.4.2 Layout Example




图 8-11. ADS1015-Q1 VSSOP Package

## 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [OPA333-Q1 Automotive, 1.8-V, Micropower, CMOS, Zero-Drift Operational Amplifier data sheet](#)
- Texas Instruments, [MSP430F20x3, MSP430F20x2, MSP430F20x1 Mixed-Signal Microcontrollers data sheet](#)

### 9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 9.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">ADS1013BQDGSRQ1</a>	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	19O6
ADS1013BQDGSRQ1.B	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	19O6
<a href="#">ADS1013QNKSQRQ1</a>	Active	Production	UQFN (NKS)   10	5000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N9J
ADS1013QNKSQRQ1.A	Active	Production	UQFN (NKS)   10	5000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N9J
ADS1013QNKSQRQ1.B	Active	Production	UQFN (NKS)   10	5000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N9J
<a href="#">ADS1014BQDGSRQ1</a>	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	19N6
ADS1014BQDGSRQ1.B	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	19N6
<a href="#">ADS1014QNKSQRQ1</a>	Active	Production	UQFN (NKS)   10	5000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N8J
ADS1014QNKSQRQ1.A	Active	Production	UQFN (NKS)   10	5000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N8J
ADS1014QNKSQRQ1.B	Active	Production	UQFN (NKS)   10	5000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N8J
<a href="#">ADS1015BQDGSRQ1</a>	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	19M6
ADS1015BQDGSRQ1.B	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	19M6
<a href="#">ADS1015QNKSQRQ1</a>	Active	Production	UQFN (NKS)   10	5000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N7J
ADS1015QNKSQRQ1.B	Active	Production	UQFN (NKS)   10	5000   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	N7J

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF ADS1013-Q1, ADS1014-Q1, ADS1015-Q1 :**

- Catalog : [ADS1013](#), [ADS1014](#), [ADS1015](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1013BQDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS1013QNKSRQ1	UQFN	NKS	10	5000	180.0	8.4	1.8	2.35	0.7	4.0	8.0	Q1
ADS1014BQDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS1014QNKSRQ1	UQFN	NKS	10	5000	180.0	8.4	1.8	2.35	0.7	4.0	8.0	Q1
ADS1015BQDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
ADS1015QNKSRQ1	UQFN	NKS	10	5000	180.0	8.4	1.8	2.35	0.7	4.0	8.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1013BQDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
ADS1013QNKSRQ1	UQFN	NKS	10	5000	213.0	191.0	35.0
ADS1014BQDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
ADS1014QNKSRQ1	UQFN	NKS	10	5000	213.0	191.0	35.0
ADS1015BQDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0
ADS1015QNKSRQ1	UQFN	NKS	10	5000	213.0	191.0	35.0




NKS0010A



## PACKAGE OUTLINE

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4228435/A 01/2022

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


NKS0010A

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:30X



SOLDER MASK DETAILS  
NOT TO SCALE

4228435/A 01/2022

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

NKS0010A

UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICKNESS  
SCALE: 40X

4228435/A 01/2022

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4221984/A 05/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

# EXAMPLE BOARD LAYOUT


DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS  
NOT TO SCALE

4221984/A 05/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月