SCAS160B - APRIL 1991 - REVISED NOVEMBER 1999


- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- Members of the Texas Instruments Widebus™ Family
- Inputs Are TTL-Voltage Compatible
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Flow-Through Architecture Optimizes PCB Lavout
- Distributed V_{CC} and GND-Pin Configuration Minimizes High-Speed Switching Noise
- Package Options Include Plastic Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, parity bus interfacing, and working registers.

The 'ACT16823 devices can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

54ACT16823 . . . WD PACKAGE 74ACT16823 . . . DL PACKAGE (TOP VIEW)



A buffered output-enable (\overline{OE}) input can be used to place the outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 54ACT16823 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74ACT16823 is characterized for operation from -40° C to 85°C



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



FUNCTION TABLE (each 9-bit stage)

		INPUTS			OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	Х	Χ	Х	L
L	Н	L	\uparrow	Н	Н
L	Н	L	\uparrow	L	L
L	Н	L	L	Х	Q ₀
L	Н	Н	Χ	Х	Q ₀
Н	Χ	X	Χ	Х	Z


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} Input voltage range, V_{I} (see Note 1) Output voltage range, V_{O} (see Note 1) Input clamp current, I_{IK} (V_{I} < 0 or V_{I} > V_{CC}) Output clamp current, I_{OK} (V_{O} < 0 or V_{O} > V_{CC}) Continuous output current, I_{O} (V_{O} = 0 to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2)	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Package thermal impedance, θ_{JA} (see Note 2)	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



54ACT16823, 74ACT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS160B - APRIL 1991 - REVISED NOVEMBER 1999

recommended operating conditions (see Note 3)

		54ACT16823		74	ACT1682	23	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		7	2			V
V _{IL}	Low-level input voltage		Š	0.8			0.8	V
VI	Input voltage	0	200	VCC	0		VCC	V
VO	Output voltage	0	1	VCC	0		VCC	V
Іон	High-level output current		3	-24			-24	mA
loL	Low-level output current	0	5	24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T,	_A = 25°C		54ACT	16823	74ACT	16823	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Jan = 50 uA	4.5 V	4.4			4.4		4.4		
	I _{OH} = -50 μA	5.5 V	5.4			5.4		5.4		
Voн	I _{OH} = -24 mA	4.5 V	3.94			3.8		3.8		V
	10H = -24 IIIA	5.5 V	4.94			4.8		4.8		
	I _{OH} = -75 mA [†]	5.5 V				3.85	4	3.85		
	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	
	ΙΟΣ = 50 μΑ	5.5 V			0.1		0.1		0.1	
V _{OL}	I _{OL} = 24 mA	4.5 V			0.36	7	0.44		0.44	V
	IOL = 24 IIIA	5.5 V			0.36	2	0.44		0.44	
	I _{OL} = 75 mA [†]	5.5 V				³ 0,	1.65		1.65	
lį	V _I = V _{CC} or GND	5.5 V			±0.1	Ya	±1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
ΔI _{CC} ‡	One input at 3.4 V				0.9		1		1	mA
C _i	V _I = V _{CC} or GND	5 V		3						pF
Co	$V_O = V_{CC}$ or GND	5 V		12					·	pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 1	25°C	54ACT	16823	74ACT	16823	UNIT
			MIN	MIN MAX		MAX	MIN	MAX	UNIT
fclock	Clock frequency			90		90		90	MHz
	Pulse duration	CLR low	3.3		3.3	FW	3.3		ns
t _W	ruise duration	CLK high or low	5.5		5.5	F	5.5		115
		CLR inactive	0.5		0.5 4	Ž.	0.5		
t _{su}	Setup time before CLK↑	Data	7		J		7		ns
		CLKEN low	3.5		3.5		3.5		
4.	Hald from a from OLKA	Data	0.5		0.5		0.5		no
t _h	Hold time after CLK↑	CLKEN high or low	2.5		2.5		2.5		ns


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	_Δ = 25°C	;	54ACT	16823	74ACT	16823	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}			90			90		90		MHz
^t PLH	CLK	Q	4.2	7.5	10.6	4.2	12.1	4.2	12.1	ns
t _{PHL}	OLK	Q	4.8	8.3	11.5	4.8	12.9	4.8	12.9	113
t _{PHL}	CLR	Q	3.4	7.3	11.2	3.4 🗸	12.5	3.4	12.5	ns
^t PZH	ŌĒ	Q	2.4	5.9	9.5	2.4	10.7	2.4	10.7	ns
t _{PZL}	OE	ά	3.3	7.1	11.3	3.3	12.8	3.3	12.8	115
^t PHZ	ŌĒ	Q	5.5	7.6	9.7	5.5	10.3	5.5	10.3	ne
^t PLZ	OE .	α	4.6	6.7	8.8	4.6	9.4	4.6	9.4	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CO	TYP	UNIT		
C _{pd}	Power dissipation conseitance	Outputs enabled	$C_1 = 50 pF$	f = 1 MHz	42	nE
	Power dissipation capacitance	Outputs disabled	CL = 50 pr,	I = I IVIIIZ	42 24	рF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 3 \ ns$, $t_f = 3 \ ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
74ACT16823DL	Obsolete	Production	SSOP (DL) 56	-	-	Call TI	Call TI	-40 to 85	ACT16823
74ACT16823DLR	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16823
74ACT16823DLR.A	Active	Production	SSOP (DL) 56	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16823

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16823DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	74ACT16823DLR	SSOP	DL	56	1000	356.0	356.0	53.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025