

Errata

**AM263x Sitara MCU  
Silicon Revision 1.0A**



**ABSTRACT**

This document describes the known exceptions to the functional specifications (advisories). This document may also contain usage notes. Usage notes describe situations where the device's behavior may not match presumed or documented behavior. This may include behaviors that affect device performance or functional correctness.

---

**Table of Contents**

<b>1 Usage Notes and Advisories Matrices</b> .....	<b>2</b>
<b>2 Silicon Usage Notes</b> .....	<b>3</b>
<b>3 Silicon Advisories</b> .....	<b>3</b>

**ADVANCE INFORMATION**

## 1 Usage Notes and Advisories Matrices

[Table 1-1](#) lists all usage notes and the applicable silicon revision(s). [Table 1-2](#) lists all advisories, modules affected, and the applicable silicon revision(s).

**Table 1-1. Usage Notes Matrix**

Module	DESCRIPTION	SILICON REVISIONS AFFECTED
		AM263x
		1.0A
CLOCKS	<a href="#">i2324</a> — No synchronizer present between GCM and GCD status signals	YES

**Table 1-2. Advisories Matrix**

MODULE	DESCRIPTION	SILICON REVISIONS AFFECTED
		AM263x
		1.0A
UART	<a href="#">i2310</a> — USART: Erroneous triggering of timeout interrupt	YES
UART	<a href="#">i2311</a> — UASRT: Spurious DMA Interrupts	YES
GPMC	<a href="#">i2313</a> — GPMC: Sub-32-bit read issue with NAND and FPGA/FIFO	YES

## 2 Silicon Usage Notes

### **i2324** *No synchronizer present between GCM and GCD status signals*

---

**Details:** There is no synchronizer in between GCM and GCD, so the clock configuration register reads may be incorrect momentarily.

**Severity:** Minor

**Workaround(s):** Poll for the status registers change until it reflects the programmed SRC\_SEL and DIV values.

## 3 Silicon Advisories

### **i2310** *USART: Erroneous triggering of timeout interrupt*

---

**Details:** USART: Erroneous triggering of timeout interrupt

The USART may erroneously trigger the timeout interrupt when RHR/MSR/LSR registers are read.

**Severity:** Minor

**Workaround(s):**

For CPU use-case, if timeout interrupt is erroneously set, and the FIFO is empty, use following SW workaround to clear the interrupt

- Set a high value of timeout counter in TIMEOUTH and TIMEOUTL registers
- Set EFR2 bit 6 to 1 to change timeout mode to periodic
- Read the IIR register to clear the interrupt
- Set EFR2 bit 6 back to 0 to change timeout mode back to the original mode

DMA use-case is not affected by this errata because if timeout interrupt is erroneously set, it will cause the DMA to be torn down, and the next incoming data will cause SW to setup the DMA again.

### **i2311** *USART Spurious DMA Interrupts*

---

**Details:** Spurious DMA interrupts may occur when DMA is used to access TX/RX FIFO with a non-power-of-2 trigger level in the TLR register.

**Severity:** Minor

**Workaround(s):**

Use power of 2 values for TX/RX FIFO trigger levels (1, 2, 4, 8, 16, and 32).

### **i2313** *GPMC: Sub-32-bit read issue with NAND and FPGA/FIFO*

---

**Details:** Sub-32-bit reads on the GPMC interface will miss portions of the data, which will result in incorrect read data. This includes 8-bit or 16-bit reads from a NAND device or from an FPGA or FIFO interface. Note that 3-byte accesses are not allowed on the GPMC interface.

**Severity:** Major

**Workaround(s):**

**i2313** (continued)

***GPMC: Sub-32-bit read issue with NAND and FPGA/FIFO***

---

Read accesses on the GPMC interface must be performed as 32-bit reads. Writes are not affected by this erratum.

ADVANCE INFORMATION

## Trademarks

All trademarks are the property of their respective owners.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated