









**TUSS4470** ZHCSKL2A - DECEMBER 2019 - REVISED MAY 2022

## TUSS4470 具有对数放大器的变压器驱动超声波传感器 IC

### 1 特性

- 集成式驱动器,用于直接驱动传感器和接收器级, 具有用于超声波应用的模拟输出
- 86dB 输入动态范围模拟前端
  - 一级低噪声放大器,增益可调为 10、12.5、15 和 20V/V
  - 40KHz 至 500KHz 的可配置带通滤波器
  - 宽带对数放大器
- 支持的传感器频率(由外部时钟控制)
  - 40KHz 至 1MHz
  - 前置驱动器模式:40KHz 至 440KHz
- 适用于低功耗应用
  - 待机模式:1.7mA(典型值) 睡眠模式:220µA(典型值)
- 可配置软启动驱动级:
  - 使用内部 H 桥进行传感器激励的直接驱动
  - 用于使用内部 H 桥驱动外部场效应晶体管 (FET) 以实现更高电流驱动的前置驱动器配置
  - 使用 IO1 和 IO2 引脚实现的可配置突发模式
- 输出:
  - VOUT 上已解调回波包络的电压输出
  - OUT3 引脚上的输入信号过零比较器输出
  - OUT4 引脚上的可编程 VOUT 阈值交叉
- 串行外设接口 (SPI),可通过微控制器 (MCU) 进行 配置

#### 2 应用

- 位置传感器
- 液位变送器
- 接近传感器

### 3 说明

TUSS4470 是一款高度集成的直接驱动模拟前端,适 用于工业超声波应用。传感器驱动级是内部 H 桥,可 配置为在直接驱动模式下驱动传感器,从而在传感器上 实现最大电压。内部 H 桥也可以配置为外部 FET 的前 置驱动器,从而为较大的传感器提供更高的电流和电压 驱动。


接收信号路径包括低噪声线性放大器、带通滤波器,后 跟对数增益放大器,可根据输入决定放大。对数放大器 具有很高的灵敏度,可捕捉弱回波信号,并在整个反射 回波范围内提供出色的输入动态范围。

驱动器可以直接通过微控制器进行控制,以对突发信号 进行完全定制,或者可以通过 SPI 并借助可定制的脉 冲长度进行编程。TUSS4470 可以支持单个传感器发 送和接收突发信号,或者可以设置两个传感器来拆分发 送和接收功能。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
TUSS4470	WQFN (20)	4.00mm × 4.00mm

要了解所有可用封装,请参阅数据表末尾的可订购产品附录。



TUSS4470 应用示意图



### **Table of Contents**

1 特性 1	7.3 Feature Description	11
2 应用	7.4 Device Functional Modes	20
3 说明1	7.5 Programming	
4 Revision History2	7.6 Register Maps	23
5 Pin Configuration and Functions3	8 Application and Implementation	30
6 Specifications4	8.1 Application Information	30
6.1 Absolute Maximum Ratings4	8.2 Typical Application	30
6.2 ESD Ratings4	9 Power Supply Recommendations	36
6.3 Recommended Operating Conditions4	10 Layout	3 <mark>7</mark>
6.4 Thermal Information5	10.1 Layout Guidelines	37
6.5 Power-Up Characteristics5	10.2 Layout Example	38
6.6 Transducer Drive5	11 Device and Documentation Support	39
6.7 Receiver Characteristics6	11.1 接收文档更新通知	39
6.8 Echo Interrupt Comparator Characteristics7	11.2 支持资源	39
6.9 Digital I/O Characteristics7	11.3 Trademarks	39
6.10 Switching Characteristics8	11.4 Electrostatic Discharge Caution	39
6.11 Typical Characteristics8	11.5 术语表	
7 Detailed Description11	12 Mechanical, Packaging, and Orderable	
7.1 Overview	Information	39
7.2 Functional Block Diagram11		

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision * (April 2018) to Revision A (May 2022)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	将提到 SPI 的旧术语的所有实例更改为控制器和外设	1
•	Changed operating free-air temperature minimum from: –25°C to: –40°C	4



### **5 Pin Configuration and Functions**




图 5-1. RTJ Package 20-Pin WQFN With Exposed Thermal Pad (Top View)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION		
NO.	NAME	ITPE	DESCRIPTION		
1	OUT3	0	General-purpose digital output		
2	DGND	G	Digital ground		
3	NCS	I	SPI negative chip select		
4	SCLK	I	SPI CLK		
5	SDI	I	SPI data input		
6	SDO	0	SPI data output		
7	IO1	I	General-purpose digital input		
8	IO2	I	General-purpose digital input		
9	VOUT	0	Demodulated echo analog output		
10	VDD	Р	Voltage regulator input		
11	INN	I	Negative transducer receive		
12	INP	I	Positive transducer receive		
13	SGND	G	Sensor ground (quiet)		
14	GND	G	Ground		
15	OUTA	0	Transducer driver output A		
16	OUTB	0	Transducer driver output B		
17	VDRV	Р	H-bridge driver supply voltage		
18	FLT	I/O	Filter components		
19	OUT4	0	General-purpose digital output		
20	VPWR	Р	Input supply voltage		

<sup>(1)</sup> I = input, O = output, I/O = input and output, G = ground, P = power



### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>VPWR</sub>	Supply voltage range	-0.3	40	V
$V_{VDD}$	Voltage regulator input voltage	-0.3	5.5	V
V <sub>VDRV</sub>	H-bridge drive voltage	-0.3	V <sub>VPWR</sub> + 0.3	V
V <sub>FLT</sub>	Filter component pin	-0.3	V <sub>VDD</sub> + 0.3	V
V <sub>INX</sub>	INP, INN pins input voltage	0.5	1.3	V
V <sub>DIG_IN</sub>	SCLK, SDI, NCS, IOx pin input voltage	-0.3	V <sub>VDD</sub> + 0.3	V
V <sub>VOUT</sub>	Analog output voltage	-0.3	V <sub>VDD</sub> + 0.3	V
$V_{DIG\_OUT}$	SDO, OUTx, IOx pin output voltage	-0.3	V <sub>VDD</sub> + 0.3	V
V <sub>OUTA_B</sub>	OUTA, OUTB pins output voltage	-0.3	V <sub>VDRV</sub> + 0.3	V
T <sub>A</sub>	Ambient temperature	-40	105	
T <sub>J</sub>	Junction temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-40	125	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge  JEDEC JS-001, all Charged device mo	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>VPWR</sub>	Supply voltage on VPWR pin	5		36	V
V	Voltage on VDRV pin, internal regulation on VDRV disabled (VDRV_HI_Z=1) <sup>(1)</sup>	5		36	V
$V_{VDRV}$	VDRV voltage Pre driver mode (PRE_DRIVER_MODE=1), internal regulation on VDRV disabled (VDRV_HI_Z=1) <sup>(1)</sup>	5		15	V
V <sub>VDIG_IO</sub>	Digital I/O pins	-0.1		$V_{VDD}$	V
V <sub>VDD</sub>	Regulated voltage Input	3.1		5.5	V
I <sub>VPWR_INDIR</sub>	Current consumption at VPWR pin during ranging	150	240	340	μA
I <sub>VPWR_STDBY</sub>	Current consumption at VPWR in standby mode	150	220	340	μA
I <sub>VDD_INDIR</sub>	Current consumption at VDD pin during ranging	7	11.5	13	mA
I <sub>VDD_STDBY</sub>	Current consumption at VDD in standby mode	1.2	1.5	2.5	mA
I <sub>VDD_SLEEP</sub>	Current consumption in sleep mode			350	μA
T <sub>A</sub>	Operating free-air temperature	-40		105	°C
T <sub>J</sub>	Operating junction temperature	-40		125	°C

(1) Always V<sub>VPWR</sub> > V<sub>VDRV</sub> + 0.3 V to prevent reverse current from VDRV pin to VPWR pin

#### **6.4 Thermal Information**

		TUSS4470	
	THERMAL METRIC <sup>(1)</sup>	RTJ (WQFN)	UNIT
		20 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	36.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	29.4	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	14.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	14.7	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Power-Up Characteristics

over operating free-air temperature range, V<sub>VPWR</sub>, V<sub>VDRV</sub> and V<sub>VDD</sub> recommended voltage range (unless otherwise noted)

ı	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PWR_ON</sub>	Time to power up when SPI communication is possible				10	ms
		VDRV_VOLTAGE_LEVEL = 0x0; V <sub>VPWR</sub> > V <sub>VDRV</sub> + 100 mV	4.5	5	5.3	
	Regulated voltage	VDRV_VOLTAGE_LEVEL = 0x4; V <sub>VPWR</sub> > V <sub>VDRV</sub> + 100 mV	8.1	9	9.9	V
		VDRV_VOLTAGE_LEVEL = 0x7; V <sub>VPWR</sub> > V <sub>VDRV</sub> + 100 mV	11.5	12	12.6	
\ <u>\</u>		VDRV_VOLTAGE_LEVEL = 0x8; V <sub>VPWR</sub> > V <sub>VDRV</sub> + 100 mV	12.09	13	13.91	
$V_{VDRV}$	on VDRV pin <sup>(1)</sup>	VDRV_VOLTAGE_LEVEL = 0xC; V <sub>VPWR</sub> > V <sub>VDRV</sub> + 100 mV	15.81	17	18.9	
		VDRV_VOLTAGE_LEVEL = 0xD; V <sub>VPWR</sub> > V <sub>VDRV</sub> + 100 mV	16.74	18	19.26	
		VDRV_VOLTAGE_LEVEL = 0xE; V <sub>VPWR</sub> > V <sub>VDRV</sub> + 100 mV	17.67	19	20.33	
		VDRV_VOLTAGE_LEVEL = 0xF; V <sub>VPWR</sub> > V <sub>VDRV</sub> + 100 mV	19.0	20	21.4	
	VDRV capacitor	VDRV_CURRENT_LEVEL = 0x0; V <sub>VPWR</sub> > V <sub>VDRV</sub> + 1 V	8.5	10	11.5	mΛ
IVDRV	charging current	VDRV_CURRENT_LEVEL = 0x1; V <sub>VPWR</sub> > V <sub>VDRV</sub> + 1 V	17	20	23	mA

<sup>(1)</sup> Other VDRV voltage levels possible.

#### 6.6 Transducer Drive

over operating free-air temperature range,  $V_{VPWR}$ ,  $V_{VDRV}$  and  $V_{VDD}$  recommended voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>HS_FET</sub>	High-side MOSFET on-resistance	T <sub>A</sub> =+105°C			30	Ω
R <sub>LS_FET</sub>	Low-side MOSFET on-resistance	T <sub>A</sub> =+105°C			20	Ω



### **6.7 Receiver Characteristics**

over operating free-air temperature range, V<sub>VPWR</sub>, V<sub>VDRV</sub> and V<sub>VDD</sub> recommended voltage range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
G <sub>LNA</sub>		LNA_GAIN = 0x00; f <sub>DRV_CLK</sub> = 58 KHz	13.7	15	16.8	
G <sub>LNA</sub>	Low-noise	LNA_GAIN = 0x01; f <sub>DRV_CLK</sub> = 58 KHz	9.4	10	12	V/V
G <sub>LNA</sub>	<ul><li>amplifier fixed gain</li></ul>	LNA_GAIN = 0x10; f <sub>DRV_CLK</sub> = 58 KHz	17.6	20	21.8	V/V
G <sub>LNA</sub>		LNA_GAIN = 0x11; f <sub>DRV_CLK</sub> = 58 KHz	11.6	12.5	14.2	
DR <sub>VIN_MIN</sub>	Minimum receive input <sup>(2)</sup>	LOGAMP_DIS_FIRST=0x0;LOGAMP_DIS_LAST=0x0		2.4		μVrms
DR <sub>VIN_MAX</sub>	Maximum receive input <sup>(2)</sup>	LNA_GAIN=0x00; ERR <sub>LOG</sub> < ± 3dB; f <sub>DRV_CLK</sub> < 500KHz		48		mVrms
CI	Slope of analog	VOUT_SCALE_SEL = 0x0; f <sub>DRV_CLK</sub> = 58 KHz	25	29.7	33	m\//dD
SL <sub>AFE</sub>	front end <sup>(4)</sup>	VOUT_SCALE_SEL = 0x1; f <sub>DRV_CLK</sub> = 58 KHz	38	45.1	46	mV/dB
	Receiver path	LOGAMP_DIS_FIRST = 0x0; LOGAMP_DIS_LAST = 0x0 ERR <sub>LOG</sub> < ± 3 dB; f <sub>DRV_CLK</sub> < 500 KHz	82		92	
DR <sub>AFE</sub>	dynamic range (minimum to maximum input)	LOGAMP_DIS_FIRST = 0x0; LOGAMP_DIS_LAST = 0x1 ERR <sub>LOG</sub> < ± 3 dB; f <sub>DRV_CLK</sub> < 500 KHz	74		86	
	(2)	LOGAMP_DIS_FIRST = 0x1; LOGAMP_DIS_LAST=0x1 ERR <sub>LOG</sub> < ± 3dB; f <sub>DRV_CLK</sub> < 500 KHz	59		70	dB
	Receiver path dynamic Range (noise floor to maximum input)	LOGAMP_DIS_FIRST = 0x0; LOGAMP_DIS_LAST = 0x0 ERR <sub>LOG</sub> < ± 3 dB; f <sub>DRV_CLK</sub> < 500 KHz	74		84	
$BW_{LOG}$	Logamp bandwidth	Information only	40		1000	KHz
		LOGAMP_DIS_FIRST=0x0; LOGAMP_DIS_LAST=0x0; f <sub>DRV_CLK</sub> = 40 KHz	-108		-97	
$INT_{LOG}$	Intercept point in dBV	LOGAMP_DIS_FIRST = 0x0; LOGAMP_DIS_LAST=0x1; f <sub>DRV_CLK</sub> = 40 KHz	-94		-86	dBV
INT <sub>LOG</sub>		LOGAMP_DIS_FIRST = 0x1; LOGAMP_DIS_LAST=0x1; f <sub>DRV_CLK</sub> = 40 KHz	-80		-70	
ERR <sub>LOG</sub>	Log conformance error	Information only	-3		3	dB
f <sub>BPF</sub>	Configurable range of center frequency of BPF	BPF_BYPASS = 0x0; BPF_FC_TRIM = 0x0; set by different values of BPF_HPF_FREQ	40		500	KHz
Q <sub>BPF</sub>	Q of bandpass filter	BPF_BYPASS = 0x0; BPF_Q_SEL = 0x0 <sup>(1)</sup>	3	4	5.2	
R <sub>LPF</sub>	Internal resistor on FLT pin to ground			6.25		ΚΩ
	Output pedestal	$V_{VDD}$ = 3.3 V; $f_{DRV\_CLK}$ = 40 KHz; VOUT_SCALE_SEL = 0x0 LOGAMP_DIS_FIRST = 0x0; LOGAMP_DIS_LAST = 0x0	0.3		0.45	\ /
BW <sub>LOG</sub> NT <sub>LOG</sub> ERR <sub>LOG</sub> BPF	level <sup>(2)</sup>	V <sub>VDD</sub> = 5.0 V; f <sub>DRV_CLK</sub> = 40 KHz; VOUT_SCALE_SEL = 0x1 LOGAMP_DIS_FIRST = 0x0;LOGAMP_DIS_LAST = 0x0	0.45		0.675	V

Submit Document Feedback

over operating free-air temperature range,  $V_{VPWR}$ ,  $V_{VDRV}$  and  $V_{VDD}$  recommended voltage range (unless otherwise noted)

PARA	METER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V		$V_{VDD}$ =3.3 V; $f_{DRV\_CLK}$ = 40 KHz; $C_{FLT}$ = 15 nF; $VOUT\_SCALE\_SEL$ = 0x0 $LOGAMP\_DIS\_FIRST$ = 0x0; $LOGAMP\_DIS\_LAST$ =0x0	50	200	mVpp
V <sub>N_pk_pk</sub>		$V_{VDD}$ =5.0 V; $f_{DRV\_CLK}$ = 40 KHz; $C_{FLT}$ = 15 nF; VOUT_SCALE_SEL = 0x1 LOGAMP_DIS_FIRST = 0x0; LOGAMP_DIS_LAST = 0x0	75	300	шурр

- (1) Other choices of Q possible.
- (2) Measured with effectively very large C<sub>FLT</sub>. Actual minimum signal detectable will depend on V<sub>N\_pk\_pk</sub>. Minimum and maximum input levels are defined by ERR<sub>LOG</sub>.
- (3) Measured with different C<sub>FLT</sub> values according to 方程式 3. Noise floor is set by V<sub>N\_PK\_PK</sub> in addition to V<sub>O\_PDSTL</sub>.
- (4) Slope measured with factory trim at f<sub>DRV\_CLK</sub> = 58 KHz. Slope can be adjusted with LOGAMP\_SLOPE\_ADJ bits for different f<sub>DRV\_CLK</sub> settings.

#### 6.8 Echo Interrupt Comparator Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOUT_SCAL	E_SEL = 0x0					
.,	Echo interrupt comparator threshold <sup>(1)</sup>	ECHO_INT_THR_SEL = 0x0	0.37	0.4	0.43	V
		ECHO_INT_THR_SEL = 0x5	0.56	0.6	0.64	
V <sub>ECMP_THR_0</sub>		ECHO_INT_THR_SEL = 0xA	0.75	0.8	0.85	
		ECHO_INT_THR_SEL = 0xF	0.94	1	1.06	
V <sub>ECMP_HYS_0</sub>	Echo interrupt comparator hysteresis		7		68	mV
VOUT_SCALI	E_SEL = 0x1					
	Echo interrupt comparator threshold <sup>(1)</sup>	ECHO_INT_THR_SEL = 0x0	0.56	0.6	0.64	V
\/		ECHO_INT_THR_SEL = 0x5	0.84	0.9	0.96	
V <sub>E_CMP_THR_1</sub>		ECHO_INT_THR_SEL = 0xA	1.13	1.2	1.27	
		ECHO_INT_THR_SEL = 0xF	1.41	1.5	1.59	
V <sub>ECMP_HYS_1</sub>	Echo interrupt output threshold level hysteresis		7		68	mV

<sup>(1)</sup> Other thresholds possible.

#### 6.9 Digital I/O Characteristics

over operating free-air temperature range, V<sub>VPWR</sub>, V<sub>VDRV</sub> and V<sub>VDD</sub> recommended voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IH_DIGIO</sub>	Digital input high-level		0.7			$V_{VDD}$
V <sub>IL_DIGIO</sub>	Digital input low-level	NCS, SDI, SCLK and IOx pins			0.3	$V_{VDD}$
V <sub>HYS_DIGIO</sub>	Digital input hysteresis		100			mV
V <sub>OH_DIGIO</sub>	Digital output high-level <sup>(1)</sup>	SDO, OUTx pins; I <sub>DIGIO_OUT</sub> = – 1 mA	V <sub>VDD</sub> – 0.1			V
V <sub>OL_DIGIO</sub>	Digital output low-level <sup>(1)</sup>	SDO, OUTx pins; I <sub>DIGIO_OUT</sub> = 1 mA			0.1	V
V <sub>O_CAP</sub>	Maximum output load capacitance	SDO pin. Information Only			10	pF
R <sub>PU_DIGIO</sub>	Digital input pullup resistance to VDD	NCS, IO1, IO2 pins	80	100	130	kΩ
R <sub>PD_DIGIO</sub>	Digital Input pulldown resistance to GND	SCLK, SDI pins	80	100	130	kΩ

<sup>(1)</sup> No short-circuit protection on output pins. Damage may occur for currents higher than specified.





#### 6.10 Switching Characteristics

over operating free-air temperature range, V<sub>VPWR</sub>, V<sub>VDRV</sub> and V<sub>VDD</sub> recommended voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
1	Frequency of drive clock at IO1 and IO2 pin; depends on the VDRV voltage	Used as burst frequency; PRE_DRIVER_MODE = 0x0	40	1000	KHz
f <sub>DRV_CLK</sub>	Frequency of drive clock at IO1 and IO2 pin	Used as burst frequency; PRE_DRIVER_MODE = 0x1; Load cap on OUTA/OUTB = 2nF	40	440	KHz
SPI <sub>RATE</sub>	SPI bit rate			500	KHz

### **6.11 Typical Characteristics**








图 6-3. Receive Signal Path Transfer Function Across
Temperature




图 6-2. Receive Signal Path Transfer Function for VDD = 5 V





图 6-4. Receive Signal Path Transfer Function Across LNA Gain

Submit Document Feedback

### 6.11 Typical Characteristics (continued)





#### 6.11 Typical Characteristics (continued)




图 6-11. Receive Signal Path Bandpass Filter Center Frequency
Trim




图 6-12. Receive Signal Path Bandpass Filter Bandwidth for Various Center Frequency Settings




图 6-13. Receive Signal Path Transfer Function for Various Slope Adjustments




图 6-14. Receive Signal Path Transfer Function for Various Intercept Adjustments


Submit Document Feedback

### 7 Detailed Description

#### 7.1 Overview

The TUSS4470 is a highly integrated driver and receiver IC designed especially for ultrasonic transducers operating between the range of 40 KHz to 1 MHz. The TUSS4470 integrates an H-bridge to drive the transducer directly. This is useful in applications where the receive transducer sensitivity is high and large driving voltage is not required to create sufficient sound pressure level and where short distance measurements are needed. The driver stage has flexible and configurable controls set through the SPI interface or through digital input pins that can be driven by an external MCU. The receive stage consists of a logarithmic amplifier receive chain. The logamp enables the TUSS4470 to have a wide dynamic input range. This enables applications where objects with different physical properties must be detected with the same sensor. A key advantage of the TUSS4470 is that it integrates a bandpass filter that can be tuned to the center frequency of the transducer. A demodulated analog output representing the receive echo, the zero crossing of the input signal, and a simple threshold crossing indicator enable a variety of end applications from complex object detection to simple presence detection.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Excitation Power Supply (VDRV)

The TUSS4470 device includes a current source which charges a capacitor connected to the VDRV pin. The VDRV pin serves as the power supply for the integrated H-Bridge driver circuit The voltage on the VDRV pin  $(V_{VDRV})$  is controlled by an internal voltage monitor which can be configured by the VDRV\_VOLTAGE\_LEVEL



bits. The current source is switched off after VDRV pin voltage crosses the configured  $V_{VDRV}$  value. The charging current ( $I_{VDRV}$ ) can be configured using VDRV CURRENT LEVEL bits.

In applications where VPWR can vary over a wide range, this allows the transducer drive voltage to be fixed for every burst for a deterministic sound pressure level created by the transducer. This is possible only when the minimum supply voltage on the VPWR pin is greater than the configured value of V<sub>VDRV</sub>.

The VDRV regulation is disabled at device power up indicated by VDRV\_HI\_Z bit being set. To enable VDRV this bit must be cleared. This feature enables applications where the H-Bridge driver supply is connected to an external power supply source through the VDRV pin.

#### 备注

- When VDRV pin is supplied from an external power supply, it must be ensured that all times including during power up, V<sub>VPWR</sub> > V<sub>VDRV</sub> + 0.3 V to prevent any reverse current from VDRV pin to VPWR pin. Alternatively a reverse current prevention diode can be used on VPWR pin as shown in 图 8-1 (D1).
- Very fast ramp-up rate on VPWR pin should be avoided to prevent damage to the device. If fast
  ramp rates are possible, a series resistor between power supply and VPWR pin as shown in 

  8-1
  (R<sub>PWR</sub>) is recommended.

After a burst is completed and during the long receive time (listen mode), the capacitor on VDRV pin will discharge causing the charging current to turn on intermittently. This can inject switching noise which can be picked by the analog front end as a spurious echo. To eliminate this noise, the DIS\_VDRV\_REG\_LSTN bit can be set. This disables charging of VDRV automatically after the burst is done. The VDRV charging current can be turned on again by setting the VDRV\_TRIGGER bit. Setting this bit may create a spurious echo which can be ignored by the echo processing in the MCU. The VDRV\_READY bit in DEV\_STAT register can be monitored to know when the required voltage level has been reached and the device is ready to generate a new burst. The VDRV\_TRIGGER bit must be un-set through SPI just before the start of burst and will have to be set again for next charging cycle. If the VDRV\_TRIGGER bit is not un-set before next burst cycle, the VDRV charging current will not be automatically disabled after the burst even when DIS\_VDRV\_REG\_LSTN is set. This functionality is ignored when the VDRV\_HI\_Z bit is set.

#### 7.3.2 Burst Generation

TUSS4470 has multiple modes to excite the transducer through OUTA and OUTB pins. For each of the modes, the desired frequency of burst is supplied through an external clock on the IOx pins. This enables the user to supply a highly precise clock calibrated to the center frequency of transducer to enable the highest sound pressure level generation. These modes can be selected by the IO\_MODE bits in the DEV\_CTRL\_3 register.

The burst mode is enabled first, then the start of burst (OUTA/OUTB changing states) happens at the next falling edge of IO1 or IO2, depending on the mode selected. These modes are described below.

• IO\_MODE = 0: In this mode, the external clock for the transducer is applied at the IO2 pin and the burst mode is enabled by setting the CMD\_TRIGGER in the TOF\_CONFIG register through SPI, as shown in ₹ 7-1. The device then expects a clock at IO2 pin to generate pulses on the OUTA/OUTB pins. The start of burst happens from the first falling edge of IO2. The number of pulses are counted by counting falling edge to next falling edge transitions on IO2 once the start of burst is triggered. The end of burst sequence is signaled when the number of pulses defined in BURST\_PULSE are sent, or when the CMD\_TRIGGER = 0 is set through SPI, whichever occurs earlier. TI recommends that IO2 is held high before burst enable to count the number of pulses correctly. After the start of burst, the state of OUTA and OUTB pins are determined by IO1 and IO2 pins. A transition of CMD\_TRIGGER from high to low to high again is required to initiate a new burst sequence.

Submit Document Feedback




图 7-1. IO\_MODE 0 Description

• IO\_MODE = 1: In this mode, the external clock for the transducer is applied at the IO2 pin and the burst mode is enabled when IO1 pin transitions low (see ₹ 7-2). The device then expects a clock at IO2 pin to generate pulses on the OUTA/OUTB pins. The start of burst happens from the first falling edge of IO2. The number of pulses are counted by counting falling edge to next falling edge transitions on IO2 once the start of burst is triggered. End of burst sequence is signaled when the number of pulses defined in BURST\_PULSE are sent or IO1 transitions high, whichever occurs earlier. TI recommends that IO2 is held high before start of burst to count the number of pulse correctly. After the start of burst, the state of OUTA and OUTB pins are determined by IO1 and IO2 pins. A transition of IO1 from low to high to low again is required to initiate a new burst sequence.





图 7-2. IO\_MODE 1 Description

• IO\_MODE = 2: In this mode both IO1 and IO2 are used to control OUTA and OUTB. The burst enable is triggered when either IO1 or IO2 transitions from high to low. Start of burst (OUTA and OUTB changing state) happens only at the next falling edge of IO1. ☑ 7-3 shows the case where a high-to-low transition on IO2 is used to enable the burst. A burst is emulated when IO1 and IO2 are toggled in a non-overlapping sequence. After the start of burst, the state of OUTA and OUTB pins are determined by IO1 and IO2 pins. During a burst, if there is a condition where both IO1 and IO2 are high for more than half period of the internal clock f<sub>INT\_CLK</sub> (caused by differential delays due to PCB parasitics or MCU code), an end of burst and burst mode disable will be triggered. Any falling edge just after this condition will be ignored to toggle OUTA and OUTB as it would be considered as a new burst enable signal. A systematic condition of overlap can cause a continuous end of burst trigger such that OUTA and OUTB do not toggle even though IO1 and IO2 are toggling. TI recommends no overlap or minimum non-overlap between the IO1 and IO2 signals when measured at the pins. BURST\_PULSE has no effect in this mode.





#### 图 7-3. IO\_MODE 2 Description

• IO\_MODE = 3: In this mode, burst enable and start of burst are both triggered by the falling edge of IO2. TI recommends that IO2 pin is kept pulled up to VDD for this mode. The device then expects a clock at IO2 pin to generate pulses on the OUTA/OUTB pins (see ₹ 7-4). The number of pulses are counted by counting falling edge to next falling edge transitions on IO2 once the start of burst is triggered. End of burst sequence is signaled when the number of pulses defined in BURST\_PULSE are sent. After end of burst, a blank-out timer interval defined by the DRV\_PLS\_FLT\_DT register is started to prevent triggering of a new start of burst in the event if the IO2 pin is still toggling. After the start of burst, the state of OUTA and OUTB pins are determined by IO1 and IO2 pins.




图 7-4. IO\_MODE 3 Description

#### 备注

- For IO\_MODE 0 and 1, by setting BURST\_PULSE = 0, the device will generate continuous burst pulses on OUTA and OUTB until the end of burst is signaled through SPI or the IO1 pin, respectively. Continuous bursting is not available for IO\_MODE=3.
- A higher noise floor at the VOUT pin is expected in continuous mode where one transducer is used
  to transmit burst signals and another transducer is used to receive, as the switching noise of the
  digital IO pins can couple into the highly sensitive analog front end for the receive channel. This
  also applies to the single transducer use case where a continuous clock is applied on IO2 pin when
  the device is in indirect or listening mode.
- The range for frequency of switching for the output drivers is given by f<sub>DRV\_CLK</sub> parameter in the Switching Characteristics table.
- When the device is not in direct sensing or bursting mode, the device is always in indirect sensing or listening mode.

#### 7.3.2.1 Burst Generation Diagnostics

In IO\_MODE 0, 1 and 3, a pulse number diagnostic is active after start of burst (not when the burst is enabled) to monitor if the correct number of pulses (as set in BURST\_PULSE) were generated before the end of burst was signaled through SPI or the IO1 pin. A fault, if detected, is then reported through the PULSE NUM FLT bit.

The pulse duration after start of burst (not when the burst is enabled) is monitored to detect a stuck condition, which will keep the FETs on OUTA or OUTB turned on. This can happen because of loss of external clock

or the driving signal on IO1 and IO2 pins being stuck in one state. The device expects to see a toggle on IOx pins (based on IO\_MODE) within the time period as defined in the DRV\_PLS\_FLT\_DT register. If this diagnostic triggers, it will force an end of burst. The fault is reported by setting the DRV\_PULSE\_FLT bit. If a DRV\_PULSE\_FLT is set in IO\_MODE 0, 1 and 3—and the programmed number of pulses were not sent before end of burst—the PULSE\_NUM\_FLT will also be set.

#### 备注

- The DRV\_PULSE\_FLT bit is cleared when a new start of burst is triggered, when DRV PLS FLT DT = 0x7 is set, or if the device is put into Standby or Sleep mode.
- The PULSE\_NUM\_FLT bit is cleared when a new start of burst is triggered, or if the device is put into Standby or Sleep mode.

#### 7.3.3 Direct Transducer Drive

₹ 7-5 shows the internal structure for driving an ultrasonic transducer connected directly to the device output using an H-bridge output stage. This configuration drives 2 × V<sub>VDRV</sub> as the peak-to-peak voltage across the transducer. The voltage on VDRV pin can be set as described in the *Excitation Power Supply (VDRV)* section.




图 7-5. Direct Drive Configuration Using Internal FETs

₹ 7-5 shows the most common application case for the TUSS4470 device, in which the output driver pulses the two half-bridges out-of-phase. It is also possible to use the driver in half-bridge mode by setting the HALF\_BRG\_MODE bit. In this mode, only V<sub>VDRV</sub> is applied across the transducer. This mode is useful for transducers where one side of the membrane must be always grounded.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



Refer to *Application and Implementation* for an application diagram and information on how the polarity and state of OUTA and OUTB pins are defined with respect to IO1 and IO2 pin states and other register settings.




图 7-6. Center-Tap Transformer Drive Using External FETs

#### 7.3.4 Analog Front End




图 7-7. TUSS4470 Analog Front-End Block Diagram

₹ 7-7 shows the analog front-end block diagram that can receive and condition the signals from the transducer during listen mode. The received echo is first amplified with a fixed linear low-noise amplifier, followed by either a

bandpass filter or a high-pass filter to remove noise out of the expected signal band. After filtering the signal, the signal is fed into a logarithmic amplifier. The output of the logarithmic amplifier is then buffered to the VOUT pin. In 图 7-7, every block has the register name associated with it that can be used to configure the signal path. The final equation for the signal path is given by 方程式 2:

$$V_{OUT} = G_{VOUT} \cdot SL_{LOG} \cdot 20 \log_{10} \left( \frac{G_{LNA} \cdot G_{BPF} \cdot V_{IN}}{INT_{LOG} \cdot K_X} \right)$$
(1)

#### where

- G<sub>VOUT</sub> is set by the LOGAMP\_SLOPE\_ADJ bits.
- SL<sub>LOG</sub> is slope of logarithmic amplifier as specified in the *Receiver Characteristics* table.
- G<sub>LNA</sub> is set by the LNA\_GAIN bits.
- G<sub>BPF</sub> is typically 0.9V/V.
- V<sub>IN</sub> is the input V<sub>INP</sub>
- INT<sub>LOG</sub> is logarithmic amplifier intercept specified in the *Receiver Characteristics* table.
- K<sub>X</sub> is the log intercept adjustment set by the LOGAMP INT ADJ bits.

The bandpass filter is critical for reducing noise to allow utilization of the complete dynamic range of the logarithmic amplifier. The center frequency of the bandpass filter can be configured to be close the transducer frequency which is set by the BPF\_HPF\_FREQ bits. 表 7-1 shows the nominal values for the BPF center frequency corresponding to the BPF\_HPF\_FREQ register value. The TUSS4470 supports a wide range of frequencies, therefore a factory trim is used to remove process variation for a particular pre-determined frequency. It is possible that all other frequencies listed in 表 7-1 do not correspond exactly to value of BPF\_HPF\_FREQ in a factory trim. The user can vary the value of the BPF\_HPF\_FREQ register around the desired center frequency while actively bursting and observing the VOUT signal. The value with maximum voltage at VOUT pin will the desired setting for the BPF\_HPF\_FREQ register.

表 7-1. Bandpass Filter Center Frequency Configuration

BPF_HPF_FREQ (HEX) (BPF_FC_TRIM_FRC = 0)	BPF_F <sub>c</sub> (KHz)
0x00	40.64
0x01	44.05
0x02	45.6
0x03	48.86
0x04	50.58
0x05	52.96
0x06	56.75
0x07	60.11
0x08	62.95
0x09	66.68
0x0A	71.44
0x0B	74.81
0x0C	79.24
0x0D	82.03
0x0E	86.89
0x0F	92.04
0x10	97.49
0x11	103.27
0x12	109.4
0x13	114.54
0x14	121.33
0x15	128.52

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



表 7-1. Bandpass Filter Center Frequency Configuration (continued)

BPF_HPF_FREQ (HEX) (BPF_FC_TRIM_FRC = 0)	BPF_F <sub>c</sub> (KHz)
0x16	134.58
0x17	142.55
0x18	151.01
0x19	159.94
0x1A	167.48
0x1B	177.41
0x1C	185.77
0x1D	196.78
0x1E	206.05
0x1F	218.26
0x20	228.54
0x21	244.89
0x22	256.43
0x23	271.63
0x24	284.43
0x25	301.28
0x26	319.13
0x27	338.14
0x28	353.97
0x29	374.95
0x2A	397.16
0x2B	408.17
0x2C	420.7
0x2D	455.63
0x2E	472.03
0x2F	500

The factory trim can be overridden by setting the BPF\_FC\_TRIM\_FRC bit first and varying the BPF\_FC\_TRIM bit after. This is useful in two ways:

- If the factory trimmed bandpass filter center frequency is higher than the desired value for BPF\_HPF\_FREQ = 0x00, or lower than desired value for BPF\_HPF\_FREQ = 0x2F, then BPF\_FC\_TRIM can be used to recover the range.
- This setting can also be used to extend the frequency range of the bandpass filter center frequency.

The BPF\_FC\_TRIM acts like an offset on top of the BPF\_HPF\_FREQ setting. 表 7-2 shows the nominal value of center frequency when this offset is added to the minimum and maximum BPF\_HPF\_FREQ code. 图 6-11 shows the measured data. For BPF\_HPF\_FREQ values greater than 0x08 and less than 0x27, varying BPF\_FC\_TRIM keeping BPF\_HPF\_FREQ fixed is the same as setting BPF\_FC\_TRIM = 0x00 and varying BPF\_HPF\_FREQ to find the optimum setting.

表 7-2. Bandpass Filter Center Frequency Range Extension

BPF_HPF_FREQ (hex) + BPF_FC_TRIM (hex) (BPF_FC_TRIM_FRC = 1)	BPF_F <sub>c</sub> (KHz)
0x00 + 0x8	27.48
0x00 + 0x9	29.44
0x00 + 0xA	30.83
0x00 + 0xB	31.19
0x00 + 0xC	32.65

表 7-2. Bandpass Filter Center Frequency Range Extension (continued)

24 : _: _ a.		
BPF_HPF_FREQ (hex) + BPF_FC_TRIM (hex) (BPF_FC_TRIM_FRC = 1)	BPF_F <sub>c</sub> (KHz)	
0x00 + 0xD	34.19	
0x00 + 0xE	35.8	
0x00 + 0xF	38.81	
0x2F + 0x1	523.56	
0x2F + 0x2	554.59	
0x2F + 0x3	587.45	
0x2F + 0x4	622.23	
0x2F + 0x5	651.58	
0x2F + 0x6	690.19	
0x2F + 0x7	731.09	

#### 备注

- The Q factor of the filter is specified in the *Receiver Characteristics* table, and can be selected by the BPF\_Q\_SEL bits.
- The bandpass filter can also be converted into a high-pass filter by setting the BPF\_BYPASS bit for transducer frequencies in the range above what is shown in 表 7-1. The corner frequency for high-pass filter is also controlled by the BPF\_HPF\_FREQ bits.
- BPF\_Q\_SEL and BPF\_FC\_TRIM have no effect when BPF\_BYPASS = 1.

The logamp provides compression for large signal inputs and amplifies linearly small signal inputs. Logamp simplifies system design to detect varying strengths of echoes that happens because of difference in reflectivity of different types of objects and objects at different distances. It automatically adjusts its gain based on the input signal level. The logamp also demodulates the incoming signal.

The logamp consists of multiple gain stages and range extension stages that are combined to give a logarithmic response. The current consumption of the device can be reduced by turning off the either the first stage, the last stage of the logamp, or both, by setting the LOGAMP\_DIS\_FIRST and LOGAMP\_DIS\_LAST bits. Disabling the stages will reduce the input dynamic range on the lower side of the range (see 图 6-4). The pedestal noise floor will be lower because the gain stages are disabled, but the minimum detectable signal value becomes higher due to the reduced dynamic range. Depending on the received input signal strength, stages can be disabled to get optimum object detection. For very small inputs, all stages should be enabled to get maximum input dynamic range even though the noise floor is higher. 图 6-6, 图 6-7, and 图 6-8 show the effect on the log conformance error when all stages are enabled, when the last stage is disabled, and when both first and last stages are disabled. When stages are disabled, a lower error is obtained with a lower noise floor, but the input dynamic range is reduced.

At the output of the logamp, the user can apply an adjustment to the intercept of the logamp curve. This is denoted by the  $K_X$  factor in 方程式 1. The intercept adjustment is controlled by the LOGAMP\_INT\_ADJ bits. 表 7-3 shows the nominal values of  $K_X$  factor corresponding to register values, and 图 6-14 shows its effect on the transfer function.

表 7-3. Logamp Intercept Adjustment

2. · · · - · J. · · · · · · · · · · · · · · · · ·		
LOGAMP_INT_ADJ	K <sub>X</sub>	
0x00	1	
0x01	1.155	
0x02	1.334	
0x03	1.54	
0x04	1.778	
0x05	2.054	

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



表 7-3. Logamp Intercept Adjustment (continued)

LOGAMP_INT_ADJ	κ <sub>χ</sub>
0x06	2.371
0x07	2.738
0x08	1
0x09	0.931
0x0A	0.866
0x0B	0.806
0x0C	0.75
0x0D	0.698
0x0E	0.649
0x0F	0.604

The output of the logamp is filtered using a low-pass filter to remove the high-frequency components and provide a sufficient peak hold time for the demodulated envelope signal. The cut-off frequency of the low-pass filter is set by the internal impedance of the FLT pin and the value of an external capacitor connected to the pin. As this filter capacitance ( $C_{FLT}$ ) suppresses the high frequency fluctuations, it also slows down the response time of the logamp. Higher  $C_{FLT}$  capacitance will result in lower peak-to-peak voltage variations at VOUT, and slower rise and fall times for the VOUT voltage to reach its maximum value for a given input signal. A nominal value can be calculated using 578133, and must be optimized depending on the application.

The output of the low-pass filter is buffered to the VOUT pin using an internal buffer. The buffer is designed to support an ADC input of a MCU. It is possible to change output dynamic range of the VOUT buffer using the VOUT\_SCALE\_SEL bit. Once the range is set, the gain of the VOUT buffer can be set by the LOGAMP\_SLOPE\_ADJ bits. The slope variation of the receiver analog front end is show in 图 6-13.

Echo interrupt signal is available on the OUT4 pin that goes high when the signal on the VOUT pin crosses a threshold as defined by the ECHO\_INT\_THR\_SEL bits. As long as the VOUT signal is higher than this threshold, the echo interrupt signal is held high. The signal goes low asynchronously when the VOUT signal drops below the programmed threshold. This signal can be used to interrupt a MCU when an object has been detected. The threshold value is also dependent on the setting of the VOUT\_SCALE\_SEL bit.

A zero-crossing signal is output at the OUT3 pin which can be used to validate the frequency of the received echo signal to provide robustness against interference from other signals. This zero-crossing signal is derived from the raw amplified input signal from a particular stage as it is being demodulated in the logamp block. This function is disabled at device power up. but can be enabled by setting the ZC\_CMP\_EN bit. When enabled, the ZC\_CMP\_STG\_SEL bits are used to select which logamp gain stage is used to generate the zero crossing signal while the ZC\_CMP\_HYST bits control the hysteresis of the zero-crossing comparator. The stage selection to see the OUT3 pin toggling depends on the strength of signal received by the logamp and has to be configured depending on the application. For large amplitude of input signal, a lower stage of the logamp should be selected, whereas for lower amplitude signal, a higher stage should be selected. To avoid switching noise generated by the toggling of the zero-crossing comparator when the ZC\_EN\_ECHO\_INT bit is set, the zero-crossing output will be only enabled while the echo interrupt signal is high.

#### 7.4 Device Functional Modes

The device has four functional modes:

Sleep Mode Ultra-low current consumption sleep mode

In this mode, all major blocks of the device are disabled, including VDRV regulation. The SPI interface is still active. This transition into and out of this mode is done using the SLEEP\_MODE\_EN register bit. Upon issuing a command to exit this mode, the device transitions to other modes only when the VDRV pin reaches the programmed regulation voltage.

Standby Mode Low current standby mode

In this state, the VDRV regulation is active, but other analog blocks are shut down to reduce quiescent current consumption. The STDBY\_MODE\_EN bit is used to enter and exit this mode through SPI. The device can transition very quickly from this state to one of the active states for bursting and listening.

Listen Mode Default mode of the device

This is the default mode of the device when it is not in Sleep mode or Standby mode. In this mode, there is no activity on the transmitter block and the device is actively listening for any ultrasonic signals.

Burst Mode Mode in which the device is enabled to start a burst to drive the transducer

In this mode, the transmitter blocks are active and enabled to drive the transducer depending on when the start of burst occurs. The receiving path is also active at the same time listening for signals at the input. This mode is entered when a burst enable event occurs and exited when an end of burst occurs as described in *Burst Generation* section.

₹ 7-8 shows an example of the transitions between the different modes of the device for IO\_MODE = 0, where the burst is activated through a SPI command and end of burst occurs as the number of programmed pulses are sent.




图 7-8. Device Modes Timing Diagram

#### 备注

- The transition to standby or active mode (listen or burst) from power-up or sleep mode is done only
  once the VDRV voltage crosses the programmed VDRV\_VOLTAGE\_LEVEL bit, or is higher 64 ms,
  whichever occurs earlier.
- In the case when VDRV is disabled, the device immediately transitions from power or sleep mode to standby and active modes.

#### 7.5 Programming

The primary communication between the IC and the external MCU is through an SPI bus that provides full-duplex communications in a controller-peripheral configuration. The external MCU is **always** a SPI controller that sends command requests on the SDI pin and receives device responses on the SDO pin. The device is **always** a SPI peripheral device that receives command requests and sends responses to the external MCU over the SDO line. The following lists the characteristics of the SPI:



- The SPI is a 4-pin interface.
- The frame size is 16 bits and is assigned as follows:

Controller-to-peripheral (MCU to TUSS4470 over the SDI line)

1 RW bit, 6 bits for the register address, 1 ODD parity bit for entire SPI frame, 8 bits for data

to MCU over the SDO line)

Peripheral-to-controller (TUSS4470 1 bit for Controller Parity error reporting during previous frame reception, 6 bits for the status, 1 bit for ODD parity for entire SPI frame, 8 bits for data

- SPI commands and data are shifted with the MSB first and the LSB last.
- The SDO line is sampled on the falling edge of the SCLK pin.
- The SDI line is shifted out on the rising edge of the SCLK pin.

The SPI communication begins with the NCS falling edge and ends with the NCS rising edge. The NCS high-level maintains the SPI peripheral-interface in the RESET state. The SDO output is in the tri-state condition.

The SPI does not support back-to-back SPI frame operation. After each SPI transfer the NCS pin must go from low to high before the next SPI transfer can begin.

₹ 7-9 shows an overview of a complete 16-bit SPI frame.




图 7-9. 16-Bit SPI Frame

图 7-10 shows a SPI transfer sequence between the controller and the peripheral TUSS4470 device. When the controller is writing a SPI frame, the parity error bit indicates if there was a parity error for the previous frame. When the controller is transmitting the data for the SPI write, the peripheral echoes back register address that was sent just before in the command.




图 7-10. SPI Transfer Sequence

The status bits are defined in 表 7-4:

表 7-4. SPI Interface Status Bits Description

STATUS BIT	DESCRIPTION
STAT 5 - VDRV_READY	Set when VDRV power regulator has reached the programmed voltage level. This is also indicated by VDRV_READY bit.
STAT 4- PULSE_NUM_FLT	Set if the burst sequence was terminated before completing the pulse number selected. This is also indicated by PULSE_NUM_FLT bit.
STAT 3 - DRV_PULSE_FLT	Set if there is a "stuck" fault detected during pulsing in a burst sequence. This is also indicated by DRV_PULSE_FLT
STAT 2 - EE_CRC_FLT	Set if there is a CRC Error when loading internal EEPROM memory. This is also indicated by EE_CRC_FLT bit.
STAT <1:0> - DEV_STATE	Device State: 00 - LISTEN 01 - BURST 10 - STANDBY 11 - SLEEP

### 7.6 Register Maps

This section lists the REG\_USER registers that are part of the volatile memory that can be configured by the MCU at power up or any time during the operation of the device. For register bits that are marked reserved, their reset value should not be changed.

### 7.6.1 REG\_USER Registers

表 7-5 lists the REG\_USER registers. All register offset addresses not listed in 表 7-5 should be considered as reserved locations and the register contents should not be modified.

表 7-5. REG USER Registers

	\$ . o. K=o_oo=K Kog.oto.o		
Address	Acronym	Register Name	Section
0x10	BPF_CONFIG_1	Bandpass filter settings	Go
0x11	BPF_CONFIG_2	Bandpass filter settings	Go
0x12	DEV_CTRL_1	Log-amp configuration	Go
0x13	DEV_CTRL_2	Log-amp configuration	Go
0x14	DEV_CTRL_3	Device Configuration	Go
0x16	VDRV_CTRL	VDRV Regulator Control	Go
0x17	ECHO_INT_CONFIG	Echo Interrupt Control	Go
0x18	ZC_CONFIG	Zero Crossing configuration	Go
0x1A	BURST_PULSE	Burst pulse configuration	Go
0x1B	TOF_CONFIG	Time of Flight Config	Go
0x1C	DEV_STAT	Fault status bits	Go
0x1D	DEVICE_ID	Device ID	Go
0x1E	REV_ID	Revision ID	Go

Complex bit access types are encoded to fit into small table cells. 表 7-6 shows the codes that are used for access types in this section.

表 7-6. REG\_USER Access Type Codes

Access Type	Code	Description		
Read Type				
R	R	Read		
Write Type				
W Write				
Reset or Default Value				



#### 表 7-6. REG\_USER Access Type Codes (continued)

Access Type	Code	Description
-n		Value after reset or the default value

### 7.6.1.1 BPF\_CONFIG\_1 Register (Address = 0x10) [reset = 0x0]

BPF\_CONFIG\_1 is shown in 表 7-7.

Return to the Summary Table.

表 7-7. BPF CONFIG 1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	BPF_FC_TRIM_FRC	R/W	0x0	Override factor settings for Bandpass filter trim and control via BPF_FC_TRIM register. Valid only when BPF_BYPASS = 0 0x0 = Factory trim 0x1 = Override Factory trim
6	BPF_BYPASS	R/W	0x0	Select between Bandpass filter or high pass filter  0x0 = BPF Enabled  0x1 = HPF Enabled (BPF Bypass)
5:0	BPF_HPF_FREQ	R/W	0x0	If BPF_BYPASS = 0: Band pass filter center frequency. See "Bandpass filter center frequency configuration" table If BPF_BYPASS = 1: High pass filter corner frequency 0x00 - 0x0F - 200kHz 0x10 - 0x1F - 400kHz 0x20 - 0x2F - 50kHz 0x30 - 0x3F - 100kHz

### 7.6.1.2 BPF\_CONFIG\_2 Register (Address = 0x11) [reset = 0x0]

BPF\_CONFIG\_2 is shown in 表 7-8.

Return to the Summary Table.

表 7-8. BPF CONFIG 2 Register Field Descriptions

	T-0. Bit _00tt to_2 register field bescriptions						
Bit	Field	Туре	Reset	Description			
7:6	RESERVED	R	0x0	Reserved			
5:4	BPF_Q_SEL	R/W	0x0	Bandpass filter Q factor. Valid only when BPF_BYPASS = 0 0x0 = 4 0x1 = 5 0x2 = 2 0x3 = 3			
3:0	BPF_FC_TRIM	R/W	0x0	Offset BPF_HPF_FREQ when BPF_FC_TRIM_FRC = 1: BPF_HPF_FREQ = BPF_HPF_FREQ + BPF_FC_TRIM See "Bandpass filter center frequency range extension" table.			

#### 7.6.1.3 DEV\_CTRL\_1 Register (Address = 0x12) [reset = 0x0]

DEV\_CTRL\_1 is shown in 表 7-9.

Return to the Summary Table.

Product Folder Links: TUSS4470

表 7-9. DEV\_CTRL\_1 Register Field Descriptions

	& 7-5. DEV_OTTE_1 Register Field Descriptions						
Bit	Field	Туре	Reset	Description			
7	LOGAMP_FRC	R/W	0x0	Override for factory settings for LOGAMP_SLOPE_ADJ and LOGAMP_INT_ADJ			
6:4	LOGAMP_SLOPE_ADJ	R/W	0x0	Slope or gain adjustment at the final output on VOUT pin. Slope adjustment depends on the setting of VOUT_SCALE_SEL.  0x0 = 3.0 × VOUT_SCALE_SEL+4.56 × VOUT_SCALE_SEL V/V  0x1 = 3.1 × VOUT_SCALE_SEL+4.71 × VOUT_SCALE_SEL V/V  0x2 = 3.2 × VOUT_SCALE_SEL+4.86 × VOUT_SCALE_SEL V/V  0x3 = 3.3 × VOUT_SCALE_SEL+5.01 × VOUT_SCALE_SEL V/V  0x4 = 2.6 × VOUT_SCALE_SEL+3.94 × VOUT_SCALE_SEL V/V  0x5 = 2.7 × VOUT_SCALE_SEL+4.10 × VOUT_SCALE_SEL V/V  0x6 = 2.8 × VOUT_SCALE_SEL+4.25 × VOUT_SCALE_SEL V/V  0x7 = 2.9 × VOUT_SCALE_SEL+4.4 × VOUT_SCALE_SEL V/V			
3:0	LOGAMP_INT_ADJ	R/W	0x0	Logamp Intercept adjustment. See "Logamp intercept adjustment" table in specification for values.			

### 7.6.1.4 DEV\_CTRL\_2 Register (Address = 0x13) [reset = 0x0]

DEV\_CTRL\_2 is shown in 表 7-10.

Return to the Summary Table.

表 7-10. DEV\_CTRL\_2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	LOGAMP_DIS_FIRST	R/W	0x0	Disable first logamp stage to reduce quiescent current
6	LOGAMP_DIS_LAST	R/W	0x0	Disable last logamp stage quiescent current
3	RESERVED	R	0x0	Reserved
2	VOUT_SCALE_SEL	R/W	0x0	Select VOUT scaling  0x0 = Select Vout gain to map output to 3.3 V  0x1 = Select Vout gain to map output to 5.0 V
1:0	LNA_GAIN	R/W	0x0	Adjust LNA Gain in V/V 0x0 = 15 V/V 0x1 = 10 V/V 0x2 = 20 V/V 0x3 = 12.5 V/V

### 7.6.1.5 DEV\_CTRL\_3 Register (Address = 0x14) [reset = 0x0]

DEV\_CTRL\_3 is shown in 表 7-11.

Return to the Summary Table.



#### 表 7-11. DEV CTRL 3 Register Field Descriptions

	X 7-11. DEV_OTRE_5 Register Field Descriptions					
Bit	Field	Туре	Reset	Description		
4:2	DRV_PLS_FLT_DT	R/W	0x0	Driver Pulse Fault Deglitch Time.  In IO_MODE = 0 or IO_MODE = 1, DRV_PULSE_FLT will be set if start of burst is triggered and IO2 pin has not toggled for greater than deglitch Time.  In IO_MODE = 2, DRV_PULSE_FLT will be set if start of burst is triggered and if IO1 or IO2 do not toggle a period longer than the deglitch time except when both pins are high.  0x0 = 64 µs		
				0x1 = 48 μs		
				0x2 = 32 μs		
				0x3 = 24 μs		
				0x4 = 16 μs		
				0x5 = 8 μs		
				0x6 = 4 μs		
				0x7 = Check Disabled		
1:0	IO_MODE	R/W	0x0	Configuration for low voltage IO pins.  0x0 = IOMODE 0  0x1 = IOMODE 1  0x2 = IOMODE 2  0x3 = IOMODE 3		

### 7.6.1.6 VDRV\_CTRL Register (Address = 0x16) [reset = 0x20]

VDRV\_CTRL is shown in 表 7-12.

Return to the Summary Table.

#### 表 7-12. VDRV\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R	0x0	Reserved
6	DIS_VDRV_REG_LSTN	R/W	0x0	Automatically disable VDRV charging in listen mode every time after burst mode is exited given VDRV_TRIGGER =0x0.  0x0 = Do not automatically disable VDRV charging  0x1 = Automatically disable VDRV charging
5	VDRV_HI_Z	R/W	0x1	Turn off current source between VPWR and VRDV and disable VDRV regulation.  0x0 = VDRV not Hi-Z  0x1 = VDRV in Hi-Z mode
4	VDRV_CURRENT_LEVEL	R/W	0x0	Pull up current at VDRV pin 0x0 = 10 mA 0x1 = 20 mA
3:0	VDRV_VOLTAGE_LEVEL	R/W	0x0	Regulated Voltage at VDRV pin Value is calculated as : VDRV = VDRV_VOLTAGE_LEVEL + 5 [V]

### 7.6.1.7 ECHO\_INT\_CONFIG Register (Address = 0x17) [reset = 0x7]

ECHO\_INT\_CONFIG is shown in 表 7-13.

Return to the Summary Table.

### 表 7-13. ECHO\_INT\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R	0x0	Reserved
4	ECHO_INT_CMP_EN	R/W	0x0	Enable echo interrupt comparator output

Submit Document Feedback

表 7-13. ECHO\_INT\_CONFIG Register Field Descriptions (continued)

_	24 · 101 = 0110 _ 110 g.0001 · 1010 = 000 · 1 p.1010 (0011011000)					
	Bit	Field	Туре	Reset	Description	
	3:0	ECHO_INT_THR_SEL	R/W	0x7	Threshold level to issue interrupt on OUT4 pin. Applied to Low pass filter output.  If VOUT_SCALE_SEL=0x0: Threshold = 0.04 x ECHO_INT_THR_SEL + 0.4 [V]  If VOUT_SCALE_SEL=0x1: Threshold = 0.06 x ECHO_INT_THR_SEL + 0.6 [V]	

#### 7.6.1.8 ZC\_CONFIG Register (Address = 0x18) [reset = 0x14]

ZC\_CONFIG is shown in 表 7-14.

Return to the Summary Table.

#### 表 7-14. ZC\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	ZC_CMP_EN	R/W	0x0	Enable Zero Cross Comparator for Frequency detection
6	ZC_EN_ECHO_INT	R/W	0x0	When set, provides ZC information only when object is detected
5	ZC_CMP_IN_SEL	R/W	0x0	Zero Comparator Input Select 0x0 = INP - VCM 0x1 = INP - INN
4:3	ZC_CMP_STG_SEL	R/W	0x2	Zero Cross Comparator Stage Select
2:0	ZC_CMP_HYST	R/W	0x4	Zero Cross Comparator Hysteresis Selection  0x0 = 30 mV  0x1 = 80 mV  0x2 = 130 mV  0x3 = 180 mV  0x4 = 230 mV  0x5 = 280 mV  0x6 = 330 mV  0x7 = 380 mV

### 7.6.1.9 BURST\_PULSE Register (Address = 0x1A) [reset = 0x0]

BURST\_PULSE is shown in 表 7-15.

Return to the Summary Table.

#### 表 7-15. BURST\_PULSE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	HALF_BRG_MODE	R/W	0x0	Use output driver in half-bridge mode. When enabled, drive both high-side FET together and low-side FETs together.  0x0 = Disable half-bridge mode  0x1 = Enable half bridge mode
6	PRE_DRIVER_MODE	R/W	0x0	Pre-driver mode to drive external FETs  0x0 = Disable pre-driver mode  0x1 = Enable pre-driver mode
5:0	BURST_PULSE	R/W	0x0	Number of burst pulses. REG_VALUE=0x00 enables continuous burst mode

### 7.6.1.10 TOF\_CONFIG Register (Address = 0x1B) [reset = 0x0]

TOF\_CONFIG is shown in 表 7-16.



Return to the Summary Table.

#### 表 7-16. TOF\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	SLEEP_MODE_EN	R/W	0x0	For entering or exiting sleep mode  0x0 = Wake up or exit Sleep Mode  0x1 = Enter sleep mode
6	STDBY_MODE_EN	R/W	0x0	For entering or exiting standby mode  0x0 = Exit Standby Mode  0x1 = Enter Standby mode
5:2	RESERVED	R	0x0	Reserved
1	VDRV_TRIGGER	R/W	0x0	Control charging of VDRV pin when DIS_VDRV_REG_LSTN = 1. This has no effect when VDRV_HI_Z=0x1.  0x0 = Disable I <sub>VDRV</sub> 0x1 = Enable I <sub>VDRV</sub>
0	CMD_TRIGGER	R/W	0x0	For IO_MODE=0x0, control enabling of burst mode. Ignored for other IO_MODE values.  0x0 = Disable burst mode  0x1 = Enable burst mode

#### 7.6.1.11 DEV\_STAT Register (Address = 0x1C) [reset = 0x0]

DEV\_STAT is shown in 表 7-17.

Return to the Summary Table.

表 7-17. DEV STAT Register Field Descriptions

A 7-17. DEV_OTAT Register Field Descriptions						
Bit	Field	Туре	Reset	Description		
7:4	RESERVED	R	0x0	Reserved		
3	VDRV_READY	R	0x0	VDRV pin voltage status 0x0 = VDRV is below configured voltage 0x1 = VDRV is equal or above configured voltage		
2	PULSE_NUM_FLT	R	0x0	The Driver has not received the number of pulses defined by BURST_PULSE		
1	DRV_PULSE_FLT	R	0x0	The Driver has been stuck in a single state in burst mode for a period longer than delgitch time set by DRV_PLS_FLT_DT		
0	EE_CRC_FLT	R	0x0	CRC error for internal memory		

#### 7.6.1.12 DEVICE\_ID Register (Address = 0x1D) [reset = X]

DEVICE\_ID is shown in 表 7-18.

Return to the Summary Table.

#### 表 7-18. DEVICE\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	DEVICE_ID	R	X	Device ID: 0xB9

#### 7.6.1.13 REV\_ID Register (Address = 0x1E) [reset = 0x2]

REV\_ID is shown in 表 7-19.

Return to the Summary Table.



### 表 7-19. REV\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	REV_ID	R	0x2	Revision ID

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



### 8 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 8.1 Application Information

The TUSS4470 device must be paired with an external ultrasonic transducer. The TUSS4470 device drives the transducer to generate an ultrasonic echo and applies logarithmic gain scaling to the received echo signal in the analog front end. The transducer should be chosen based on the resonant frequency, input voltage requirements, sensitivity, beam pattern, and decay time. The TUSS4470 device is flexible enough to meet most transducer requirements by adjusting the driving frequency, driving current limit, and center frequency of the band-pass filter. The only available interface to configure the device registers is SPI. During the burst-and-listen cycles, an external ADC or analog receiver should be used to capture the echo envelope from the VOUT pin to compute time of flight (ToF), distance, amplitude, and/or width of the return echo.

#### 8.2 Typical Application




图 8-1. TUSS4470 Application Diagram

Submit Document Feedback

#### 表 8-1. Recommended Component Values for Typical Applications

DESIGNATOR	VALUE	COMMENT
R <sub>PWR</sub>	10 Ω	Optional (to limit fast voltage transient on VPWR pin during power up)
R <sub>(INP)</sub>	200Ω (1/4 Watt)	Optional higher value for EMI/ESD robustness
C <sub>PWR1</sub>	50V, 100nF	
C <sub>PWR2</sub>	40V, 2µF	
C <sub>VDD</sub>	>5V, 10nF	
C <sub>INP</sub>	40V, 330pF	
C <sub>INN</sub>	>5V, C <sub>INN</sub>	Use equation below to estimate value of C <sub>INN</sub> depending on the burst frequency $C_{INN} = \frac{1}{2 \cdot \pi \cdot 150 \cdot \left(\frac{f_{DRV\_CLK}}{4}\right)} \tag{2}$
C <sub>FLT</sub>	5V, C <sub>FLT</sub>	Use equation below to estimate value of $C_{FLT}$ depending on the burst frequency . Value has to be optimized for application depending on noise and response time requirements. $C_{FLT} = \frac{25}{2 \cdot \pi \cdot \left(6250 \cdot f_{DRV\_CLK}\right)} \tag{3}$
D1	1N4001 or equivalent	Optional for reverse supply and reverse current protection.
XDCR (transducer)		Example devices for low-frequency range: Closed top: 40 kHz: PUI Audio UTR-1440K-TT-R Open top: muRata MA40H1S-R, SensComp 40LPT16, Kobitone 255-400PT160-ROX Example devices for high-frequency range: Closed top: 300 kHz: Murata MA300D1-1

### 8.2.1 Transducer Drive Configuration Options

For different transducer drive configurations, the TUSS4470 supports multiple configurations to accommodate specific system needs as shown in ₹ 8-2. The typical application diagram in ₹ 8-1 is considered as "Case 1".

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback






图 8-2. TUSS4470 Transducer Drive Options

The behavior of the internal FETs in the TUSS4470 device is different for each configuration in 图 8-2. 表 8-2 and 表 8-3 shows the relationship between the IOx pins and the state of the OUTA and OUTB pins for different register settings.

表 8-2. OUTA / OUTB Pin Behavior for Different Drive Configurations in IO MODE 2

	IO MODE 2								
START OF BURST	PRE_DRI VER_MO DE	HALF_BRG_M ODE	IO1	IO2	OUTA	ОИТВ	APPLICATION CASE		
	0	0	0	0	GND	GND	CASE 1		
YES	0	0	0	1	GND	V <sub>VDRV</sub>			
	0	0	1	0	V <sub>VDRV</sub>	GND	CASE I		
NO	0	0	1	1	Hi-Z	GND			
	0	1	0	0	Hi-Z	Hi-Z	CASE 2		
YES	0	1	0	1	V <sub>VDRV</sub>	V <sub>VDRV</sub>			
	0	1	1	0	GND	GND			
NO	0	1	1	1	Hi-Z	Hi-Z			
	1	0	0	0	GND	GND			
YES	1	0	0	1	GND	V <sub>VDRV</sub>	CASE 3		
	1	0	1	0	V <sub>VDRV</sub>	GND	CASE 3		
NO	1	0	1	1	GND	GND			
YES	1	1	0	0	GND	GND			
	1	1	0	1	V <sub>VDRV</sub>	V <sub>VDRV</sub>	CASE 4		
	1	1	1	0	GND	GND	CASE 4		
NO	1	1	1	1	GND	GND			

Submit Document Feedback



# 表 8-3. OUTA / OUTB Pin Behavior for Different Drive Configurations in IO MODE 0, IO MODE 1 and IO MODE 3

	IO MODE 0, IO MODE 3								
START OF BURST	PRE_DRI VER_MO DE	HALF_BRG_M ODE	CMD_TRIG GER (IO MODE 0)	IO1 (IO MODE 1)	102	OUTA	ОИТВ	APPLICATION CASE	
NO	0	0	0	1	0	Li 7	Z GND		
INO	0	0	0	1	1	Hi-Z	GND	— CASE 1	
YES	0	0	1	0	0	GND	V <sub>VDRV</sub>	CASE I	
TES	0	0	1	0	1	$V_{VDRV}$	GND		
NO	0	1	0	1	0	Hi-Z	Hi-Z	CASE 2	
INO	0	1	0	1	1	ПІ-2	ПІ-Z		
YES	0	1	1	0	0	GND	GND		
TES	0	1	1	0	1	$V_{VDRV}$	V <sub>VDRV</sub>		
NO	1	0	0	1	0	- GND GND			
INO	1	0	0	1	1	GND	GND	0405.0	
YES	1	0	1	0	0	GND	V <sub>VDRV</sub>	CASE 3	
TES	1	0	1	0	1	$V_{VDRV}$	GND		
NO	1	1	0	1	0	GND	GND		
INO	1	1	0	1	1	GND	GND	— CASE 4	
VEC	1	1	1	0	0	GND	GND	CASE 4	
YES	1	1	1	0	1	$V_{VDRV}$	V <sub>VDRV</sub>		

#### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in 表 8-4 as the input and operating parameters. All other device settings can be assumed to be factory default.

表 8-4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE		
Input voltage range	5 to 36 V		
Input voltage recommended	5 V or 20 V		
Transducer driving voltage	5 V <sub>AC</sub> or 20 V <sub>AC</sub>		
Transducer frequency	40 kHz or 400 kHz		
Transducer pulse count	16		

#### 8.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Transducer
  - Transducer driving voltage
  - Transducer resonant frequency
  - Transducer pulse count maximum

### 8.2.1.2.1 Transducer Driving Voltage

When a voltage is applied to piezoelectric ceramics, mechanical distortion is generated according to the voltage and frequency. The mechanical distortion is measured in units of sound pressure level (SPL) to indicate the volume of sound, and can be derived from a free-field microphone voltage measurement using 方程式 4.

$$SPL (db) = 20 \times log \frac{\left(\frac{V_{(MIC)}}{3.4 \text{ mV}}\right)}{P_O}$$
(4)

#### where

- V<sub>(MIC)</sub> is the measured sensor sound pressure (mV<sub>RMS</sub>).

The SPL does not increase indefinitely with the driving voltage. After a particular driving voltage, the amount of SPL that a transducer can generate becomes saturated. A transducer is given a maximum driving voltage specification to indicate when the maximum SPL is generated. Driving the transducer beyond the maximum driving voltage makes the ultrasonic module less power-efficient and can damage or decrease the life expectancy of the transducer.

#### 8.2.1.2.2 Transducer Driving Frequency

The strength of ultrasonic waves propagated into the air attenuate proportionally with distance. This attenuation is caused by diffusion, diffraction, and absorption loss as the ultrasonic energy transmits through the medium of air. As shown in 88.3, the higher the frequency of the ultrasonic wave, the larger the attenuation rate and the shorter the distance the wave reaches.




图 8-3. Attenuation Characteristics of Sound Pressure by Distance

An ultrasonic transducer has a fixed resonant center frequency with a typical tolerance of ±2%. The lower frequency range of 30 kHz to 100 kHz is the default operating range for common long range applications for a step resolution of 1 cm and typical range of 30 cm to 5 m. The upper frequency range of 100 kHz to 1000 kHz is reserved for high-precision applications with a step resolution of 1 mm and a typical range of 5 cm to 1 m.

#### 8.2.1.2.3 Transducer Pulse Count


The pulse count determines how many alternating periods are applied to the transducer by the complementary low-side drivers and determines the total width of the ultrasonic ping that was transmitted. The larger the width of the transmitted ping, the larger the width of the returned echo signature of the reflected surface and the more resolution available to set a stable threshold. A disadvantage of a large pulse count is a large ringing-decay period, which limits how detectable objects are at short distances.

Select a pulse count based on the minimum object distance requirement. If short-distance object detection is not a priority, a high pulse count is not a concern. Certain transducers can be driven continuously while others have a limit to the maximum driving-pulse count. Refer to the specification for the selected transducer to determine if the pulse count must be limited.

Submit Document Feedback

#### 8.2.1.3 Application Curves

图 8-4 and 图 8-5 show the typical ranging performance of a 40-kHz, closed-top transducer under nominal operating conditions as indicated in 表 8-4. The targeted object is a PVC pole measuring 1000 mm in height and 75 mm in diameter. Notable device settings: LNA GAIN = 0x0; VOUT SCALE SEL = 0x0; LOGAMP DIS FIRST = 0x0; LOGAMP DIS LAST = 0x1.









图 8-5. TUSS4470 40 kHz Ranging at 20-V Driver With Last Log-Amp Stage Disabled

图 8-6 and 图 8-7 show the typical ranging performance of a 400-kHz, closed-top transducer under nominal operating conditions as indicated in 表 8-4. The targeted object is an aluminum pole measuring 100 mm in height and 10 mm in diameter. Notable device settings: LNA GAIN = 0x0; VOUT SCALE SEL = 0x0; LOGAMP DIS FIRST = 0x0; LOGAMP DIS LAST = 0x0.






图 8-7. TUSS4470 400 kHz Ranging at 20-V Driver



### 9 Power Supply Recommendations

The TUSS4470 device is designed to operate from two independent supplies, a driver supply and a regulated supply.

The driver input voltage supply (VPWR) range can operate from 5 V to 36 V. In applications where the TUSS4470 device may be exposed to battery transients and reverse battery currents, use external component-safeguards, such as component D1 or parallel TVS diodes, to help protect the device. If the input supply is placed more than a few inches from the TUSS4470 device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors near the VPWR pin. In the event both the VDRV and pre-driver modes is enabled, limit the VPWR voltage to the maximum rated voltage of the externally driven transistor's gate-source or base-emitter rating. The electrolytic capacitor at the VDRV pin is intended to act as a fast discharge capacitor during the bursting stage of the TUSS4470 device. The H-bridge high-side voltage can be supplied with an independent voltage at the VDRV pin to isolate the driver from VPWR, but must remain within the specified maximum voltage rating of the VDRV, OUTA, and OUTB outputs. If the H-bridge high-side voltage is to be supplied by an independent source, VDRV should be disabled.

The regulated supply (VDD) is used as the supply reference for the analog front end, filtering, and analog output blocks, so this supply should be stable for maximum performance. TI recommends using an LDO or other regulated external power source with bypass capacitor placed closely to the VDD pin. As VDD becomes less stable, the noise floor of the VOUT signal will increase, and result in a loss of long range object detection as a consequence.

To prevent damage to the device, always avoid hot-plugging or providing instantaneous power at the VPWR and VDRV pins at start-up, unless these pins are properly protected with an RC filter or TVS diode to minimize transient effects. VPWR must always be equal to or greater than the value present at VDRV.

Product Folder Links: TUSS4470



# 10 Layout

## 10.1 Layout Guidelines

A minimum of two layers is required to accomplish a small-form factor ultrasonic module design. The layers should be separated by analog and digital signals. The pin map of the device is routed such that the power and digital signals are on the opposing side of the analog driver and receiver pins. Consider the following best practices for TUSS4470 device layout in order of descending priority:

- Separating the grounding types is important to reduce noise at the AFE input of the TUSS4470. In particular, the transducer sensor ground, supporting driver, and return-path circuitry should have a separate ground before being connected to the main ground. Separating the sensor and main grounds through a ferrite bead is best practice, but not require. A copper-trace or 0-Ω short is also acceptable when bridging grounds.
- The analog return path pins, INP and INN, are most susceptible to noise and therefore should be routed as short and directly to the transducer as possible. Ensure the INN capacitor is close to the pin to reduce the length of the ground wire.
- The analog output pin trace should be routed as short and directly to an external ADC or microcontroller input
  to avoid signal-to-noise losses due to parasitic-effects or noise coupling onto the trace from external radiating
  aggressors.
- In applications where protection from an ESD strike on the case of the transducer is important, ground routing
  of the capacitor on the INN pin should be separate from the device ground and connected directly with the
  shortest possible trace to the connector ground.
- The analog drive pins can be high-current, high-voltage, or both and therefore the design limitation of the OUTA and OUTB pins is based on the copper trace profile. The driver pins are recommended to be as short and direct as possible when driving a transducer with a high-voltage.
- The decoupling capacitors for the VDD and VPWR pins should be placed as close to the pins as possible.
- Any digital communication should be routed away from the analog receiver pins. TXD, RXD, SCLK, NCS, IO1, IO2, OUT3, and OUT4 pins should be routed on the opposite side of the PCB, away from of the analog signals.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



# 10.2 Layout Example




图 10-1. TUSS4470 Layout Example

# 11 Device and Documentation Support

## 11.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated



www.ti.com 14-Feb-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TUSS4470TRTJR	ACTIVE	QFN	RTJ	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 105	USS4470	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Feb-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSS4470TRTJR	QFN	RTJ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Feb-2024




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TUSS4470TRTJR	QFN	RTJ	20	3000	367.0	367.0	35.0

4 x 4, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# DATA BOOK PACKAGE OUTLINE

LEADFRAME EXAMPLE 4222370

DRAFTSMAN: H. DENG	DATE: 09/12/2016	DIMENSIONS IN MILLIMETERS
DESIGNER: H. DENG	DATE: 09/12/2016	TEXAS INSTRUMENTS  CODE IDENTITY NUMBER  OLIVER  OLIVE
CHECKER: V. PAKU & T. LEQUANG	DATE: 09/12/2016	SEMICONDUCTOR OPERATIONS 01295
ENGINEER: T. TANG	DATE: 09/12/2016	ePOD, RTJ0020D / WQFN,
APPROVED: E. REY & D. CHIN	DATE: 10/06/2016	20 PIN, 0.5 MM PITCH
RELEASED: WDM	DATE: 10/24/2016	
TEMPLATE INFO: EDGE# 4218519	DATE: 04/07/2016	15X A 4219125 Rev AGE 1 of 5

PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

		REVISION	IS			
REV	DESCRIPTION		ECR		ENGINEER / DRAFT	
Α	RELEASE NEW DRAWING		2160736	10/24/2016	T. TANG / H. DE	
		SCALE SIZE		4040405	REV	PAGE
		NTS A		4219125	A	5 OF 5

# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司