


采用 QFN 封装且具有 7V-50V 输入的 LMZ35003 2.5A 电源模块

1 特性

- 完整的集成式电源解决方案可实现小尺寸和低厚度设计
- 7V 至 50V 的宽输入电压范围
- 2.5V 至 15V 输出可调范围
- 65V 浪涌能力
- 效率高达 96%
- 可调开关频率 (300kHz 至 1MHz)
- 与外部时钟同步
- 可调慢速启动
- 输出电压排序和跟踪
- 电源正常输出
- 可编程欠压锁定 (UVLO)
- 输出过流保护
- 过热保护
- 预偏置输出启动
- 运行温度范围: -40°C 至 85°C
- 增强的热性能; 14°C/W
- 符合 EN55022 B 类辐射标准
- 集成屏蔽式电感器
- 要获得设计帮助, 请访问<http://www.ti.com/TPS35003>
- 使用 LMZ35003 并借助 WEBENCH® 电源设计器创建定制设计方案

2 应用

- 工业和电机控制
- 自动测试设备
- 医疗和成像设备
- 高密度电源系统




3 说明

LMZ35003 电源模块是一款易于使用的集成式电源解决方案, 它在一个扁平的 QFN 封装内整合了一个 2.5A 直流/直流转换器、一个屏蔽式电感器和多个无源器件。此整体电源解决方案仅需五个外部组件, 并省去了环路补偿和磁性元件选择过程。

可以很容易地将小型 9mm x 11mm x 2.8mm, QFN 封装焊接在一个印刷电路板上, 并且可实现一个效率大于 90% 的紧凑负载点设计以及出色的功率耗散能力。LMZ35003 提供了一个离散负载点设计的灵活性和特性集, 并且非常适合为广泛的集成电路 (IC) 和系统供电。先进的封装技术可提供一个与标准 QFN 贴装和测试技术兼容的稳健耐用且可靠的电源解决方案。

简化应用



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

English Data Sheet: SNVS988

Table 1. Ordering Information

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

4 Specifications

4.1 Absolute Maximum Ratings⁽¹⁾

over operating temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|--|--|------|--------------------|------|
| Input Voltage | VIN | -0.3 | 65 | V |
| | INH/UVLO | -0.3 | 5 | V |
| | VADJ | -0.3 | 3 | V |
| | PWRGD | -0.3 | 6 | V |
| | SS/TR | -0.3 | 3 | V |
| | STSEL | -0.3 | 3 | V |
| | RT/CLK | -0.3 | 3.6 | V |
| Output Voltage | PH | -0.6 | 65 | V |
| | PH 10ns Transient | -2 | 65 | V |
| | VOUT | -0.6 | VIN | V |
| V _{DIFF} (GND to exposed thermal pad) | | | ±200 | mV |
| Source Current | RT/CLK | | 100 | µA |
| | INH/UVLO | | 100 | µA |
| Sink Current | SS/TRK | | 200 | µA |
| | PWRGD | | 10 | mA |
| Operating Junction Temperature | | -40 | 105 ⁽²⁾ | °C |
| Storage Temperature | | -65 | 150 | °C |
| Peak Reflow Case Temperature ⁽³⁾ | | | 250 ⁽⁴⁾ | °C |
| Maximum Number of Reflows Allowed ⁽³⁾ | | | 3 ⁽⁴⁾ | |
| Mechanical Shock | Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted | | 1500 | G |
| Mechanical Vibration | Mil-STD-883D, Method 2007.2, 20-2000Hz | | 20 | |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) See the temperature derating curves in the Typical Characteristics section for thermal information.

(3) For soldering specifications, refer to the [Soldering Requirements for BQFN Packages](#) application note.

(4) Devices with a date code prior to week 14 2018 (1814) have a peak reflow case temperature of 240°C with a maximum of one reflow.

4.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|------------------|-------------------------------|-----|------|------|
| V _{IN} | Input Voltage | 7 | 50 | V |
| V _{OUT} | Output Voltage | 2.5 | 15 | V |
| f _{SW} | Switching Frequency | 400 | 1000 | kHz |
| T _A | Operating Ambient Temperature | -40 | 85 | °C |

4.3 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | LMZ35003 | UNIT |
|-------------------------------|---|----------|------|
| | | RKG | |
| | | 41 PINS | |
| θ_{JA} | Junction-to-ambient thermal resistance ⁽²⁾ | 14 | °C/W |
| ψ_{JT} | Junction-to-top characterization parameter ⁽³⁾ | 3.3 | |
| ψ_{JB} | Junction-to-board characterization parameter ⁽⁴⁾ | 6.8 | |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) (SPRA953) application report.
- (2) The junction-to-ambient thermal resistance, θ_{JA} , applies to devices soldered directly to a 100 mm x 100 mm double-sided, 4-layer PCB with 1 oz. copper and natural convection cooling. Additional airflow reduces θ_{JA} .
- (3) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature, T_J , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). $T_J = \psi_{JT} * P_{dis} + T_T$; where P_{dis} is the power dissipated in the device and T_T is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature, T_J , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). $T_J = \psi_{JB} * P_{dis} + T_B$; where P_{dis} is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.

4.4 Package Specifications

| LMZ35003 | | UNIT |
|-----------------------------|---|-----------|
| Weight | | 0.9 grams |
| Flammability | Meets UL 94 V-O | |
| MTBF Calculated reliability | Per Bellcore TR-332, 50% stress, $T_A = 40^\circ\text{C}$, ground benign | 31.7 MHrs |

4.5 Electrical Characteristics

$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$, $V_{IN} = 24\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $I_{OUT} = 2.5\text{ A}$, $R_T = \text{Open}$

$C_{IN} = 2 \times 2.2\text{ }\mu\text{F}$ ceramic, $C_{OUT} = 2 \times 47\text{ }\mu\text{F}$ ceramic (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | |
|-----------------------|---|---|--|----------------------------|---------------|---------------------|---|
| I_{OUT} | Over input voltage and output voltage range | 0 | 2.5 | 2.5 | A | | |
| V_{IN} | Input voltage range | 7.0 ⁽¹⁾ | 50 ⁽²⁾ | 50 ⁽²⁾ | V | | |
| UVLO | VIN Undervoltage lockout | 2.5 | | 2.5 | V | | |
| $V_{OUT(\text{adj})}$ | Output voltage adjust range | 2.5 ⁽³⁾ | 15 | 15 | V | | |
| V_{OUT} | Set-point voltage tolerance | $T_A = 25^\circ\text{C}$; $I_{OUT} = 100\text{ mA}$ | | $\pm 2.0\%$ ⁽⁴⁾ | | | |
| | Temperature variation | $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ | | $\pm 0.5\%$ | $\pm 1.0\%$ | | |
| | Line regulation | Over input voltage range | | $\pm 0.1\%$ | | | |
| | Load regulation | Over output current range | | $\pm 0.4\%$ | | | |
| | Total output voltage variation | Includes set-point, line, load, and temperature variation | | $\pm 3.0\%$ ⁽⁴⁾ | | | |
| | η | $V_{IN} = 24\text{ V}$ $I_{OUT} = 1.5\text{ A}$ | $V_{OUT} = 12\text{ V}$, $f_{SW} = 800\text{ kHz}$ | 93 % | | | |
| | | | $V_{OUT} = 5.0\text{ V}$, $f_{SW} = 500\text{ kHz}$ | 84 % | | | |
| | | | $V_{OUT} = 3.3\text{ V}$, $f_{SW} = 400\text{ kHz}$ | 79 % | | | |
| | | $V_{IN} = 48\text{ V}$ $I_{OUT} = 1.5\text{ A}$ | $V_{OUT} = 12\text{ V}$, $f_{SW} = 800\text{ kHz}$ | 87 % | | | |
| | | | $V_{OUT} = 5.0\text{ V}$, $f_{SW} = 500\text{ kHz}$ | 79 % | | | |
| | | | $V_{OUT} = 3.3\text{ V}$, $f_{SW} = 400\text{ kHz}$ | 74 % | | | |
| Output voltage ripple | 20 MHz bandwith, $0.25\text{ A} \leq I_{OUT} \leq 2.5\text{ A}$, $V_{OUT} \geq 3.3\text{ V}$ | 1% ⁽³⁾ | | V_{OUT} | | | |
| I_{LIM} | Current limit threshold | | | 5.1 | A | | |
| Transient response | $1.0\text{ A}/\mu\text{s}$ load step from 50 to 100% $I_{OUT(\text{max})}$ | Recovery time | | 400 | μs | | |
| | | V_{OUT} over/undershoot | | 90 | mV | | |
| V_{INH} | Inhibit threshold voltage | No hysteresis | | 1.15 | 1.25 | 1.36 ⁽⁵⁾ | V |

- (1) For output voltages $\leq 12\text{ V}$, the minimum input voltage is 7 V or $(V_{OUT} + 3\text{ V})$, whichever is greater. For output voltages $> 12\text{ V}$, the minimum input voltage is $(1.33 \times V_{OUT})$. See [Figure 27](#) for more details.
- (2) The maximum input voltage is 50 V or $(15 \times V_{OUT})$, whichever is less.
- (3) Output voltages $< 3.3\text{ V}$ are subject to reduced $V_{IN(\text{max})}$ specifications and higher ripple magnitudes.
- (4) The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance is affected by the tolerance of the external R_{SET} resistor.
- (5) Value when no voltage divider is present at the INH/UVLO pin.

Electrical Characteristics (continued)

$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$, $V_{\text{IN}} = 24\text{ V}$, $V_{\text{OUT}} = 5.0\text{ V}$, $I_{\text{OUT}} = 2.5\text{ A}$, $R_T = \text{Open}$
 $C_{\text{IN}} = 2 \times 2.2\text{ }\mu\text{F}$ ceramic, $C_{\text{OUT}} = 2 \times 47\text{ }\mu\text{F}$ ceramic (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT | |
|---------------------|-----------------------------|-----------------------------------|-------|--------------------|-----|------------------|---------------|--|
| I_{INH} | INH Input current | $V_{\text{INH}} < 1.15\text{ V}$ | | -0.9 | | μA | | |
| | | $V_{\text{INH}} > 1.36\text{ V}$ | | -3.8 | | μA | | |
| $I_{\text{(stby)}}$ | Input standby current | INH pin to AGND | | 1.3 | | 4 | μA | |
| Power Good | PWRGD Thresholds | V_{OUT} rising | Good | 94% | | μA | | |
| | | | Fault | 109% | | | | |
| | | V_{OUT} falling | Fault | 91% | | μA | | |
| | | | Good | 106% | | | | |
| PWRGD Low Voltage | | $I(\text{PWRGD}) = 3.5\text{ mA}$ | | 0.2 | | V | | |
| f_{sw} | Switching frequency | RT/CLK pin OPEN | | 300 | 400 | 500 | kHz | |
| f_{CLK} | Synchronization frequency | CLK Control | | 300 | | 1000 | kHz | |
| $V_{\text{CLK-H}}$ | CLK High-Level Threshold | | | 1.9 | | 2.2 | V | |
| $V_{\text{CLK-L}}$ | CLK Low-Level Threshold | | | 0.5 | | 0.7 | V | |
| D_{CLK} | CLK Duty cycle | | | 25% | | 50% | 75% | |
| Thermal Shutdown | Thermal shutdown | Thermal shutdown | | 180 | | $^\circ\text{C}$ | | |
| | | Thermal shutdown hysteresis | | 15 | | $^\circ\text{C}$ | | |
| C_{IN} | External input capacitance | Ceramic | | 4.4 ⁽⁶⁾ | | 10 | μF | |
| | | Non-ceramic | | 22 | | μF | | |
| C_{OUT} | External output capacitance | | | 100 ⁽⁷⁾ | | 430 | | |

(6) A minimum of $4.4\mu\text{F}$ of ceramic external capacitance is required across the input (VIN and PGND connected) for proper operation. Locate the capacitor close to the device. See [Table 3](#) for more details.

(7) The required capacitance must include at least $2 \times 47\mu\text{F}$ ceramic capacitors (or $4 \times 22\mu\text{F}$). Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See [Table 3](#) for more details.

5 Device Information

FUNCTIONAL BLOCK DIAGRAM





Table 2. PIN DESCRIPTIONS

| TERMINAL | | DESCRIPTION |
|----------|-----|---|
| NAME | NO. | |
| AGND | 1 | These pins are connected to the internal analog ground (AGND) of the device. This node should be treated as the zero volt ground reference for the analog control circuitry. Pad 37 should be connected to PCB ground planes using multiple vias for good thermal performance. Not all pins are connected together internally. All pins must be connected together externally with a copper plane or pour directly under the module. Connect AGND to PGND at a single point (GND_PT; pins 8 & 9). See Layout Recommendations. |
| | 4 | |
| | 5 | |
| | 30 | |
| | 32 | |
| | 33 | |
| | 34 | |
| | 37 | |
| DNC | 2 | Do Not Connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad. |
| | 3 | |
| | 25 | |
| PH | 6 | Phase switch node. Do not place any external component on these pins or tie them to a pin of another function. |
| | 7 | |
| | 21 | |
| | 22 | |
| | 23 | |
| | 24 | |
| | 38 | |
| | 41 | |
| GND_PT | 8 | Ground Point. Connect AGND to PGND at these pins as shown in the Layout Considerations . These pins are not connected to internal circuitry, and are not connected to one other. |
| | 9 | |
| VOUT | 10 | Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external bypass capacitors between these pins and PGND. Connect a resistor from these pins to VADJ to set the output voltage. |
| | 11 | |
| | 12 | |
| | 13 | |
| | 14 | |
| | 15 | |
| | 39 | |
| | 16 | |
| PGND | 17 | This is the return current path for the power stage of the device. Connect these pins to the load and to the bypass capacitors associated with VIN and VOUT. Pad 40 should be connected to PCB ground planes using multiple vias for good thermal performance. |
| | 18 | |
| | 19 | |
| | 20 | |
| | 40 | |
| VIN | 26 | Input voltage. This pin supplies all power to the converter. Connect this pin to the input supply and connect bypass capacitors between this pin and PGND. |
| INH/UVLO | 27 | Inhibit and UVLO adjust pin. Use an open drain or open collector logic device to ground this pin to control the INH function. A resistor divider between this pin, AGND, and VIN sets the UVLO voltage. |
| SS/TR | 28 | Slow-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage rise time. A voltage applied to this pin allows for tracking and sequencing control. |
| STSEL | 29 | Slow-start or track feature select. Connect this pin to AGND to enable the internal SS capacitor. Leave this pin open to enable the TR feature. |
| RT/CLK | 31 | This pin is connected to an internal frequency setting resistor which sets the default switching frequency. An external resistor can be connected from this pin to AGND to increase the frequency. This pin can also be used to synchronize to an external clock. |
| PWRGD | 35 | Power Good flag pin. This open drain output asserts low if the output voltage is more than approximately $\pm 6\%$ out of regulation. A pull-up resistor is required. |
| VADJ | 36 | Connecting a resistor between this pin and VOUT sets the output voltage. |



6 Typical Characteristics (VIN = 12 V)

The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 1](#), [Figure 2](#), and [Figure 3](#). The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to [Figure 4](#).




Figure 1. Efficiency vs. Output Current




Figure 2. Output Voltage Ripple vs. Output Current




Figure 3. Power Dissipation vs. Output Current




Figure 4. Safe Operating Area




Figure 5. $V_{OUT} = 5$ V, $I_{OUT} = 2$ A, $C_{OUT1} = 44 \mu\text{F}$ ceramic, $C_{OUT2} = 56 \mu\text{F}$ electrolytic, $f_{sw} = 500$ kHz




Figure 6. $V_{OUT} = 3.3$ V, $I_{OUT} = 2$ A, $C_{OUT1} = 44 \mu\text{F}$ ceramic, $C_{OUT2} = 56 \mu\text{F}$ electrolytic, $f_{sw} = 400$ kHz

7 Typical Characteristics (VIN = 24 V)

The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 7](#), [Figure 8](#), and [Figure 9](#). At light load the output voltage ripple may increase due to pulse skipping. See [Light-Load Behavior](#) for more information. Applies to [Figure 8](#). The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to [Figure 10](#).




Figure 7. Efficiency vs. Output Current




Figure 8. Voltage Ripple vs. Output Current




Figure 9. Power Dissipation vs. Output Current




Figure 10. Safe Operating Area




Figure 11. $V_{OUT} = 5$ V, $I_{OUT} = 2$ A, $C_{OUT1} = 44 \mu\text{F}$ ceramic, $C_{OUT2} = 56 \mu\text{F}$ electrolytic, $f_{SW} = 500$ kHz




Figure 12. $V_{OUT} = 12$ V, $I_{OUT} = 2$ A, $C_{OUT1} = 44 \mu\text{F}$ ceramic, $C_{OUT2} = 56 \mu\text{F}$ electrolytic, $f_{SW} = 800$ kHz

8 Typical Characteristics (VIN = 36 V)

The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 13](#), [Figure 14](#), and [Figure 15](#). At light load the output voltage ripple may increase due to pulse skipping. See [Light-Load Behavior](#) for more information. Applies to [Figure 14](#). The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to [Figure 16](#).




Figure 13. Efficiency vs. Output Current




Figure 14. Voltage Ripple vs. Output Current




Figure 15. Power Dissipation vs. Output Current




Figure 16. Safe Operating Area




Figure 17. $V_{OUT} = 5$ V, $I_{OUT} = 2$ A, $C_{OUT1} = 44 \mu\text{F}$ ceramic, $C_{OUT2} = 56 \mu\text{F}$ electrolytic, $f_{sw} = 500$ kHz




Figure 18. $V_{OUT} = 12$ V, $I_{OUT} = 2$ A, $C_{OUT1} = 44 \mu\text{F}$ ceramic, $C_{OUT2} = 56 \mu\text{F}$ electrolytic, $f_{sw} = 800$ kHz

9 Typical Characteristics (VIN = 48 V)

The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 19](#), [Figure 20](#), and [Figure 21](#). At light load the output voltage ripple may increase due to pulse skipping. See [Light-Load Behavior](#) for more information. Applies to [Figure 20](#). The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to [Figure 22](#).




Figure 19. Efficiency vs. Output Current




Figure 20. Voltage Ripple vs. Output Current




Figure 21. Power Dissipation vs. Output Current




Figure 22. Safe Operating Area




Figure 23. $V_{OUT} = 5$ V, $I_{OUT} = 2$ A, $C_{OUT1} = 44 \mu\text{F}$ ceramic, $C_{OUT2} = 56 \mu\text{F}$ electrolytic, $f_{SW} = 500$ kHz




Figure 24. $V_{OUT} = 12$ V, $I_{OUT} = 2$ A, $C_{OUT1} = 44 \mu\text{F}$ ceramic, $C_{OUT2} = 56 \mu\text{F}$ electrolytic, $f_{SW} = 800$ kHz

10 Capacitor Recommendations for the LMZ35003 Power Supply

10.1 Capacitor Technologies

10.1.1 Electrolytic, Polymer-Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C.

10.1.2 Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

10.1.3 Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

10.2 Input Capacitor

The LMZ35003 requires a minimum input capacitance of 4.4 μ F of ceramic type. The voltage rating of input capacitors must be greater than the maximum input voltage. The ripple current rating of the capacitor must be at least 450 mAmps. [Table 3](#) includes a preferred list of capacitors by vendor.

10.3 Output Capacitor

The output capacitance of the LMZ35003 can be comprised of either all ceramic capacitors, or a combination of ceramic and bulk capacitors. The required output capacitance must include at least 100 μ F of ceramic type (or 2 x 47 μ F). When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in [Table 3](#) are required. Additional capacitance above the minimum is determined by actual transient deviation requirements. [Table 3](#) includes a preferred list of capacitors by vendor.

Table 3. Recommended Input/Output Capacitors⁽¹⁾

| VENDOR | SERIES | PART NUMBER | CAPACITOR CHARACTERISTICS | | |
|--------|--------|--------------------|---------------------------|------------------------|----------------------------------|
| | | | WORKING VOLTAGE (V) | CAPACITANCE (μ F) | ESR ⁽²⁾ (m Ω) |
| Murata | X5R | GRM31CR61H225KA88L | 50 | 4.7 | 2 |
| TDK | X5R | C3216X5R1H475K | 50 | 4.7 | 2 |
| Murata | X5R | GRM32ER61E226K | 16 | 22 | 2 |
| TDK | X5R | C3225X5R0J476K | 6.3 | 47 | 2 |
| Murata | X5R | GRM32ER60J476M | 6.3 | 47 | 2 |
| Sanyo | POSCAP | 16TQC68M | 16 | 68 | 50 |
| Sanyo | POSCAP | 6TPE100MI | 6.3 | 100 | 25 |
| Kemet | T530 | T530D227M006ATE006 | 6.3 | 220 | 6 |

(1) Capacitor Supplier Verification, RoHS, Lead-free and Material Details

Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Maximum ESR @ 100 kHz, 25°C.

11 Application Information

11.1 LMZ35003 Operation

The LMZ35003 can operate over a wide input voltage range of 7 V to 50 V and produce output voltages from 2.5 V to 15 V. The performance of the device varies over this wide operating range, and there are some important considerations when operated near the boundary limits. This section offers guidance in selecting the optimum components depending on the application and operating conditions.

The user must select three primary parameters when designing with the LMZ35003.

- Output Voltage
- UVLO Threshold
- Switching Frequency

The adjustment of each of these parameters can be made using just one or two resistors. [Figure 25](#) below shows a typical LMZ35003 schematic with the key parameter-setting resistors labeled.




Figure 25. LMZ35003 Typical Schematic

11.2 Adjusting the Output Voltage

The LMZ35003 is designed to provide output voltages from 2.5V to 15V. The output voltage is determined by the value of R_{SET} , which must be connected between the VOUT node and the VADJ pin (Pin 36). For output voltages greater than 5.0V, improved operating performance can be obtained by increasing the operating frequency. This adjustment requires the addition of R_{RT} between RT/CLK (Pin 31) and AGND (Pin 30). See the [Switching Frequency](#) section for more details. [Table 4](#) gives the standard external R_{SET} resistor for a number of common bus voltages and also includes the recommended R_{RT} resistor for output voltages above 5.0V.

Table 4. Standard R_{SET} Resistor Values for Common Output Voltages

| RESISTORS | OUTPUT VOLTAGE V_{OUT} (V) | | | | | |
|-------------------------|------------------------------|------|------|------|------|------|
| | 2.5 | 3.3 | 5.0 | 8.0 | 12.0 | 15.0 |
| R_{SET} (k Ω) | 21.5 | 31.6 | 52.3 | 90.9 | 140 | 178 |
| R_{RT} (k Ω) | open | open | 1100 | 549 | 267 | 178 |

For other output voltages the value of R_{SET} can be calculated using the following formula, or simply selected from the range of values given in [Table 5](#).

$$R_{SET} = 10 \times \left(\frac{V_{OUT}}{0.798} - 1 \right) \text{ (k}\Omega\text{)} \quad (1)$$

Table 5. Standard R_{SET} and R_{RT} Resistor Values

| V_{OUT} (V) | R_{SET} (k Ω) | R_{RT} (k Ω) | f_{SW} (kHz) | V_{OUT} (V) | R_{SET} (k Ω) | R_{RT} (k Ω) | f_{SW} (kHz) |
|---------------|-------------------------|------------------------|----------------|---------------|-------------------------|------------------------|----------------|
| 2.5 | 21.5 | open | 400 | 9.0 | 102 | 365 | 700 |
| 3.0 | 27.4 | open | 400 | 9.5 | 110 | 365 | 700 |
| 3.3 | 31.6 | open | 400 | 10.0 | 115 | 365 | 700 |
| 3.5 | 34.0 | open | 400 | 10.5 | 121 | 267 | 800 |
| 4.0 | 40.2 | open | 400 | 11.0 | 127 | 267 | 800 |
| 4.5 | 46.4 | open | 400 | 11.5 | 133 | 267 | 800 |
| 5.0 | 52.3 | 1100 | 500 | 12.0 | 140 | 267 | 800 |
| 5.5 | 48.7 | 1100 | 500 | 12.5 | 147 | 215 | 900 |
| 6.0 | 64.9 | 1100 | 500 | 13.0 | 154 | 215 | 900 |
| 6.5 | 71.5 | 1100 | 500 | 13.5 | 158 | 215 | 900 |
| 7.0 | 78.7 | 549 | 600 | 14.0 | 165 | 178 | 1000 |
| 7.5 | 84.5 | 549 | 600 | 14.5 | 174 | 178 | 1000 |
| 8.0 | 90.9 | 549 | 600 | 15.0 | 178 | 178 | 1000 |
| 8.5 | 97.6 | 365 | 700 | | | | |

11.3 Input Voltage

The LMZ35003 operates over the input voltage range of 7 V to 50 V. For reliable start-up and operation at light loads, the minimum input voltage depends on the output voltage. For output voltages $\leq 12V$, the minimum input voltage is 7V or $(V_{OUT} + 3V)$, whichever is greater. For output voltages $> 12V$, the minimum input voltage is $(1.33 \times V_{OUT})$.

The maximum input voltage is $(15 \times V_{OUT})$ or 50 V, whichever is less.

While the device can safely handle input surge voltages up to 65 V, sustained operation at input voltages above 50 V is not recommended.

See the [Undervoltage Lockout \(UVLO\) Threshold](#) section of this datasheet for more information.

11.4 Undervoltage Lockout (UVLO) Threshold

At turn-on, the V_{ON} UVLO threshold determines the input voltage level where the device begins power conversion. During the power-down sequence, the V_{OFF} UVLO threshold determines the input voltage where power conversion ceases. The turn-on and turn-off thresholds are set by two resistors, R_{UVLO1} and R_{UVLO2} as shown in [Figure 26](#).

The V_{ON} UVLO threshold must be set to at least ($V_{OUT} + 3$ V) or 7 V whichever is greater to insure proper start-up and reduce current surges on the host input supply as the voltage rises. If possible, it is recommended to set the UVLO threshold to approximately 80 to 85% of the minimum expected input voltage.

Use [Equation 2](#) and [Equation 3](#) to calculate the values of R_{UVLO1} and R_{UVLO2} . V_{ON} is the voltage threshold during power-up when the input voltage is rising. V_{OFF} is the voltage threshold during power-down when the input voltage is decreasing. V_{OFF} should be selected to be at least 500mV less than V_{ON} . [Table 6](#) lists standard resistor values for R_{UVLO1} and R_{UVLO2} for adjusting the V_{ON} UVLO threshold for several input voltages.

$$R_{UVLO1} = \frac{(V_{ON} - V_{OFF})}{2.9 \times 10^{-3}} \text{ (k}\Omega\text{)} \quad (2)$$

$$R_{UVLO2} = \frac{1.25}{\left(\frac{(V_{ON} - 1.25)}{R_{UVLO1}} \right) + 0.9 \times 10^{-3}} \text{ (k}\Omega\text{)} \quad (3)$$




Figure 26. Adjustable VIN UVLO

Table 6. Standard Resistor Values to set V_{ON} UVLO Threshold

| V_{ON} THRESHOLD (V) | 6.5 | 10.0 | 15.0 | 20.0 | 25.0 | 30.0 | 35.0 | 40.0 | 45.0 |
|---------------------------|------|------|------|------|------|------|------|------|------|
| R_{UVLO1} (k Ω) | 174 | 174 | 174 | 174 | 174 | 174 | 174 | 174 | 174 |
| R_{UVLO2} (k Ω) | 40.2 | 24.3 | 15.8 | 11.5 | 9.09 | 7.50 | 6.34 | 5.62 | 4.99 |

11.5 Power Good (PWRGD)

The PWRGD pin is an open drain output. Once the output voltage is between 94% and 106% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 k Ω and 100 k Ω to a voltage source that is 5.5 V or less. The PWRGD pin is in a defined state once VIN is greater than 1.0 V, but with reduced current sinking capability. The PWRGD pin achieves full current sinking capability once the VIN pin is above 4.5V. The PWRGD pin is pulled low when the output voltage is lower than 91% or greater than 109% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, the INH pin is pulled low, or the SS/TR pin is below 1.4 V.

11.6 Switching Frequency

Nominal switching frequency of the LMZ35003 is set from the factory at 400 kHz. This switching frequency is optimum for output voltages below 5.0 V. For output voltages 5.0V and above, better operating performance can be obtained raising the operating frequency. This is easily done by adding a resistor, R_{RT} in , from the RT/CLK pin (Pin 31) to the AGND pin (Pin 30). Raising the operating frequency reduces output voltage ripple, lowers the load current threshold where pulse skipping begins, and improves transient response.

The recommended switching frequency for all output voltages is listed in [Table 5](#).

For the maximum recommended output voltage value of 15 V, the switching frequency computes to 1000 kHz or 1 MHz. Operation above 1 MHz is not recommended. Use [Table 7](#) below to select the value of the timing resistor for the given values of switching frequencies.

Table 7. Standard Resistor Values to set the Switching Frequency

| f_{SW} (kHz) | 400 | 500 | 600 | 700 | 800 | 900 | 1000 |
|------------------------|------|------|-----|-----|-----|-----|------|
| R_{RT} (k Ω) | OPEN | 1100 | 549 | 365 | 267 | 215 | 178 |

It is also possible to synchronize the switching frequency to an external clock signal. See the [Synchronization \(CLK\)](#) section for further details.

While it is possible to set the operating frequency higher than 400 kHz when using the device at output voltages of 5 V or less, minimum duty cycle and pulse skipping issues restrict the maximum recommended input voltage under these conditions. The recommended operating conditions for the LMZ35003 can be summarized by [Figure 27](#). The graph shows the maximum input voltage vs. output voltage restriction for several operating frequencies. The lower boundary of the graph shows the minimum input voltage as a function of the output voltage.




Figure 27. Optimum Operating Range with Switching Frequency

11.7 Application Schematics




Figure 28. Typical Schematic
 $V_{IN} = 7\text{ V to }36\text{ V}$, $V_{OUT} = 3.3\text{ V}$




Figure 29. Typical Schematic
 $V_{IN} = 15\text{ V to }50\text{ V}$, $V_{OUT} = 12\text{ V}$


Application Schematics (continued)


Figure 30. Typical Schematic
VIN = 8 V to 50 V, VOUT = 5 V

11.8 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LMZ35003 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

11.9 Power-Up Characteristics

When configured as shown in the front page schematic, the LMZ35003 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay from the point that a valid input voltage is recognized. [Figure 31](#) shows the start-up waveforms for a LMZ35003, operating from a 24-V input and the output voltage adjusted to 5 V. The waveform were measured with a 2-A constant current load.




Figure 31. Start-Up Sequence

11.10 Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device. If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin.

Figure 32 shows the typical application of the inhibit function. The Inhibit control has its own internal pull-up to VIN potential. An open-collector or open-drain device is recommended to control this input.

Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, shown in Figure 33. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 34. A regulated output voltage is produced within 5 ms. The waveforms were measured with a 2-A constant current load.






Figure 32. Typical Inhibit Control



11.11 Slow Start (SS/TR)

For outputs voltages of 5V or less, the slow start capacitance built into the LMZ35003 is sufficient to provide for a turn-on ramp rate that does not induce large surge currents while charging the output capacitors. Connecting the STSEL pin (Pin 29) to AGND while leaving SS pin (Pin 28) open enables the internal SS capacitor with a slow start interval of approximately 5 ms. For output voltages greater than 5V, additional slow start capacitance is recommended. For 12V to 15V output voltages, a 22nF capacitor should be connected between the SS/TR pin (Pin 28) and AGND, while connecting the STSEL pin (Pin 29) to AGND as well. [Figure 35](#) shows an additional SS capacitor connected to the SS pin and the STSEL pin connected to AGND. See [Table 8](#) below for SS capacitor values and timing interval.




Figure 35. Slow Start Capacitor (C_{SS}) and STSEL Connection


Table 8. Slow Start Capacitor Values and Slow Start Time

| C_{SS} (nF) | open | 4.7 | 10 | 15 | 22 |
|----------------|------|-----|----|----|----|
| SS Time (msec) | 5 | 7 | 10 | 13 | 17 |

11.12 Overcurrent Protection

For protection against load faults, the LMZ35003 incorporates cycle-by-cycle current limiting. During an overcurrent condition the output current is limited and the output voltage is reduced, as shown in Figure 36. As the output voltage drops more than 8% below the set point, the PWRGD signal is pulled low. If the output voltage drops more than 25%, the switching frequency is reduced to reduce power dissipation within the device. When the overcurrent condition is removed, the output voltage returns to the established voltage.

The LMZ35003 is not designed to endure a sustained short circuit condition. The use of an output fuse, voltage supervisor circuit, or other overcurrent protection circuit is recommended. A recommended overcurrent protection circuit is shown in Figure 37. This circuit uses the PWRGD signal as an indication of an overcurrent condition. As PWRGD remains low, the 555 timer operates as a low frequency oscillator, driving the INH/UVLO pin low for approximately 400ms, halting the power conversion of the device. After the inhibit interval, the INH/UVLO pin is released and the LMZ35003 restarts. If the overcurrent condition is removed, the PWRGD signal goes high, resetting the oscillator and power conversion resumes, otherwise the inhibit cycle repeats.



11.13 Light-Load Behavior

The LMZ35003 is a non-synchronous converter. One of the characteristics of a non-synchronous converter is that as the load current on the output is decreased, a point is reached where the energy delivered by a single switching pulse is more than the load can absorb. This causes the output voltage to rise slightly. This rise in output voltage is sensed by the feedback loop and the device responds by skipping one or more switching cycles until the output voltage falls back to the set point. At very light loads or no load, many switching cycles are skipped. The observed effect during this pulse skipping mode of operation is an increase in the peak to peak ripple voltage, and a decrease in the ripple frequency. The load current where pulse skipping begins is a function of the input voltage, the output voltage, and the switching frequency. A plot of the pulse skipping threshold current as a function of input voltage is given in [Figure 38](#) for a number of popular output voltage and switching frequency combinations.




Figure 38. Pulse Skipping Threshold

11.14 Synchronization (CLK)

An internal phase locked loop (PLL) allows synchronization between 400 kHz and 1 MHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in [Figure 39](#).

Before the external clock is present, the device works in RT mode where the switching frequency is set by the R_{RT} resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from RT mode to CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by the R_{RT} resistor.




Figure 39. CLK/RT Configuration

11.15 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 180°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.

11.16 Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. [Figure 40](#) and [Figure 41](#) show two layers of a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the module pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Place a dedicated AGND copper area beneath the LMZ35003.
- Isolate the PH copper area from the VOUT copper area using the PGND copper area.
- Connect the AGND and PGND copper area at one point; at pins 8 & 9.
- Place R_{SET} , R_{RT} , and C_{SS} as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.
- Use a dedicated sense line to connect R_{SET} to VOUT near the load for best regulation.




Figure 40. Typical Top-Layer Recommended Layout




Figure 41. Typical PGND-Layer Recommended Layout

11.17 EMI

The LMZ35003 is compliant with EN55022 Class B radiated emissions. [Figure 42](#) and [Figure 43](#) show typical examples of radiated emissions plots for the LMZ35003 operating from 24 V and 12 V respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.




Figure 42. Radiated Emissions 24-V Input, 5-V Output, 2-A Load (EN55022 Class B)




Figure 43. Radiated Emissions 12-V Input, 5-V Output, 2-A Load (EN55022 Class B)

12 Revision History

| Changes from Revision A (June 2017) to Revision B | Page |
|--|------|
| • 添加 LMZ35003 的 WEBENCH® 设计链接 | 1 |
| • Increased the peak reflow temperature and maximum number of reflows to JEDEC specifications for improved manufacturability | 2 |
| • 添加器件和文档支持 部分 | 27 |
| • 添加机械、封装和可订购信息 部分 | 27 |

| Changes from Original (July 2013) to Revision A | Page |
|---|------|
| • 已删除 标题上方图形 | 1 |
| • Added peak reflow and maximum number of reflows information | 2 |

13 器件和文档支持

13.1 器件支持

13.1.1 开发支持

13.1.1.1 使用 WEBENCH® 工具创建定制设计

单击[此处](#)，使用 LMZ35003 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

1. 首先键入输入电压 (V_{IN})、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
2. 使用优化器拨盘优化关键参数设计，如效率、封装和成本。
3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 www.ti.com.cn/WEBENCH。

13.2 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的[通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区**。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

13.4 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

13.6 术语表

[SLYZ022](#) — **TI 术语表**。

这份术语表列出并解释术语、缩写和定义。

14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请参阅左侧的导航栏。

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| LMZ35003RKGR | Active | Production | B1QFN (RKG) 41 | 500 LARGE T&R | Exempt | NIPDAU | Level-3-250C-168 HR | -40 to 85 | (54260, LMZ35003) |
| LMZ35003RKGR.A | Active | Production | B1QFN (RKG) 41 | 500 LARGE T&R | Exempt | NIPDAU | Level-3-250C-168 HR | -40 to 85 | (54260, LMZ35003) |
| LMZ35003RKGRG4 | Active | Production | B1QFN (RKG) 41 | 500 LARGE T&R | No | NIPDAU | Level-3-250C-168 HR | -40 to 85 | LMZ35003 |
| LMZ35003RKGRG4.A | Active | Production | B1QFN (RKG) 41 | 500 LARGE T&R | No | NIPDAU | Level-3-250C-168 HR | -40 to 85 | LMZ35003 |
| LMZ35003RKGRG4.B | Active | Production | B1QFN (RKG) 41 | 500 LARGE T&R | No | NIPDAU | Level-3-250C-168 HR | -40 to 85 | LMZ35003 |
| LMZ35003RKGT | Active | Production | B1QFN (RKG) 41 | 250 SMALL T&R | Exempt | NIPDAU | Level-3-250C-168 HR | -40 to 85 | (54260, LMZ35003) |
| LMZ35003RKGT.A | Active | Production | B1QFN (RKG) 41 | 250 SMALL T&R | Exempt | NIPDAU | Level-3-250C-168 HR | -40 to 85 | (54260, LMZ35003) |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION


| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|-----|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMZ35003RKGR | B1QFN | RKG | 41 | 500 | 330.0 | 24.4 | 9.35 | 11.35 | 3.1 | 16.0 | 24.0 | Q1 |
| LMZ35003RKGRG4 | B1QFN | RKG | 41 | 500 | 330.0 | 24.4 | 9.35 | 11.35 | 3.1 | 16.0 | 24.0 | Q1 |
| LMZ35003RKG | B1QFN | RKG | 41 | 250 | 330.0 | 24.4 | 9.35 | 11.35 | 3.1 | 16.0 | 24.0 | Q1 |


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|-----|-------------|------------|-------------|
| LMZ35003RKGR | B1QFN | RKG | 41 | 500 | 383.0 | 353.0 | 58.0 |
| LMZ35003RKGRG4 | B1QFN | RKG | 41 | 500 | 383.0 | 353.0 | 58.0 |
| LMZ35003RKGT | B1QFN | RKG | 41 | 250 | 383.0 | 353.0 | 58.0 |


PACKAGE OUTLINE

RKG0041A



B1QFN - 2.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4229081/A 01/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RKG0041A

B1QFN - 2.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


4. This package designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RKG0041A

B1QFN - 2.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE

4229081/A 01/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月