LMR36015S 4.2V 至 60V、1.5A 具有 -55°C 结温的降压转换器

1 特性

- 提供功能安全
  - 可帮助进行功能安全系统设计的文档
- 专为可靠耐用的应用而设计
  - 高达 66V 的输入瞬态保护
  - 结温范围：-55°C 至 +150°C
  - 在 1.5A 负载下具有 0.4V 压降（典型值）
- 适用于可扩展的工业电源
  - 与以下器件引脚兼容：
    - LMR36006（60V、0.6A）
    - LMR33620/LMR33630（36V、2A 或 3A）
  - 400kHz 和 1MHz 频率选项
- 小型 2mm × 3mm HotRod™ 封装
- 在整个负载范围内具有低功率耗散
  - 在 400kHz 下效率为 90%（$24V_{IN}$、$5V_{OUT}$、1A）
  - 在 400kHz 下效率为 93%（$12V_{IN}$、$5V_{OUT}$、1A）
  - 在 PFM 模式中提高了轻负载效率
  - 低至 26μA 的工作静态电流
- 解决方案只需很少的外部组件
- 针对超低 EMI 要求进行了优化
  - 符合 CISPR25 5 级标准
  - HotRod 封装可更大限度地减少开关节点振铃
  - 并行输入路径可最大限度减少寄生电感
  - 扩频频谱可降低峰值辐射发射
- 使用 LMR36015S 并借助 WEBENCH® Power Designer 创建定制设计方案



V_{OUT} = 5V　　400kHz

效率

2 应用

- 航空航天与国防
- 现场发送器和传感器、PLC 模块
- 恒温器、视频监控、HVAC 系统
- 交流和伺服驱动器、旋转编码器
- 工业运输、资产跟踪

3 说明

LMR36015S 稳压器是一款易于使用的同步降压直流/直流转换器。该器件具有集成式高侧和低侧功率 MOSFET，能够在 4.2V 至 60V 的宽输入电压范围内提供高达 1.5A 的输出电流。容差高达 66V。这种瞬态容差降低了防止过压所需的设计工作量，并满足 IEC 61000-4-5 的浪涌抗扰度要求。

LMR36015S 采用峰值电流模式控制机制来提供出色的效率和输出电压精度。利用 1MHz 稳压器中的 FPWM 功能可以改善负载瞬态性能。精密使能支持直接连接到宽输入电压或对器件启动和关断进行精确控制，因此提供了灵活性。附带内置滤波和延迟功能的电源正常状态标志可提供系统状态的真实指示，免去了使用外部监控器的麻烦。

器件信息

器件型号	封装(1)	封装尺寸（标称值）
LMR36015S	VQFN-HR (12)	2.00mm x 3.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



简化版原理图

Table of Contents

1 特性 1
2 应用 1
3 说明 1
4 Revision History 2
5 Description (continued) 2
6 Device Comparison Table 3
7 Pin Configuration and Functions 4
8 Specifications 5
8.1 Absolute Maximum Ratings 5
8.2 ESD Ratings 5
8.3 Recommended Operating Conditions 5
8.4 Thermal Information 6
8.5 Electrical Characteristics 6
8.6 Timing Requirements 7
8.7 System Characteristics 8
8.8 Typical Characteristics 9
9 Detailed Description 10
9.1 Overview 10
9.2 Functional Block Diagram 11
9.3 Feature Description 11
9.4 Device Functional Modes 16
10 Application and Implementation 18
10.1 Application Information 18
10.2 Typical Application 18
10.3 What to Do and What Not to Do 32
11 Power Supply Recommendations 33
12 Layout 34
12.1 Layout Guidelines 34
12.2 Layout Example 36
13 Device and Documentation Support 37
13.1 Device Support 37
13.2 Documentation Support 37
13.3 接收文档更新通知 37
13.4 支持资源 37
13.5 Trademarks 38
13.6 Electrostatic Discharge Caution 38
13.7 术语表 38
14 Mechanical, Packaging, and Orderable Information 38

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
January 2021	*	Initial release

5 Description (continued)

The LMR36015S is in a HotRod package which enables low noise, higher efficiency, and the smallest package to die ratio. The device requires few external components and has a pinout designed for simple PCB layout. The small solution size and feature set of the LMR36015S are designed to simplify implementation for a wide range of end equipment, including space critical applications of ultra-small field transmitters and vision sensors.

6 Device Comparison Table

ORDERABLE PART NUMBER	OUTPUT VOLTAGE	FPWM	f_{SW}	PACKAGE QUANTITY
LMR36015SARNXR	Adjustable	No	400 kHz	3000
LMR36015SFBRNXR	Adjustable	Yes	1 MHz	3000
LMR36015SBRNXR	Adjustable	No	1 MHz	3000

7 Pin Configuration and Functions



图 7-1. 12-Pin VQFN-HR RNX Package (Top View)

表 7-1. Pin Functions

NO.	NAME	TYPE	DESCRIPTION
1, 11	PGND	G	Power ground terminal. Connect to system ground and AGND. Connect to C_{IN} with short wide traces.
2, 10	VIN	P	Input supply to regulator. Connect to C_{IN} with short wide traces.
3	NC	—	Connect the SW pin to NC on the PCB. This simplifies the connection from the C_{BOOT} capacitor to the SW pin. This pin has no internal connection to the regulator.
4	BOOT	P	Bootstrap supply voltage for internal high-side driver. Connect a high-quality 100-nF capacitor from this pin to the SW pin. Connect the SW pin to NC on the PCB. This simplifies the connection from the C_{BOOT} capacitor to the SW pin.
5	VCC	P	Internal 5-V LDO output. Used as supply to internal control circuits. Do not connect to external loads. Can be used as logic supply for power-good flag. Connect a high-quality 1-µF capacitor from this pin to GND.
6	AGND	G	Analog ground for regulator and system. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB.
7	FB	A	Feedback input to regulator. Connect to tap point of feedback voltage divider. *Do not float. Do not ground*.
8	PG	A	Open-drain power-good flag output. Connect to suitable voltage supply through a current limiting resistor. High = power OK, low = power bad. Goes low when EN = Low. Can be open or grounded when not used.
9	EN	A	Enable input to regulator. High = ON, low = OFF. Can be connected directly to V_{IN}; *Do not float*.
12	SW	P	Regulator switch node. Connect to power inductor. Connect the SW pin to NC on the PCB. This simplifies the connection from the C_{BOOT} capacitor to the SW pin.
A = Analog, P = Power, G = Ground			

8 Specifications

8.1 Absolute Maximum Ratings

Over operating junction temperature range of -55°C to 150°C (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage	VIN to PGND	– 0.3	66	V
Input voltage	EN to AGND	– 0.3	66.3	V
Input voltage	FB to AGND	– 0.3	5.5	V
Input voltage	PG to AGND	– 0.3	22	V
Input voltage	AGND to PGND	– 0.3	0.3	V
Output voltage	SW to PGND	– 0.3	66.3	V
Output voltage	SW to PGND less than 10-ns transients	– 3.5	66.3	V
Output voltage	CBOOT to SW	– 0.3	5.5	V
Output voltage	VCC to AGND	– 0.3	5.5	V
Junction Temperature T_J		-55	150	°C
Storage temperature, T_{stg}		– 65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM) per ANSI/ESDA/JEDEC JS-001(1)	±2500	V
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM) per JEDEC specification JESD22-C101(2)	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of – 55℃ to 150℃ (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input voltage	VIN to PGND	4.2	60	V
	EN to PGND(2)	0	60	V
	PG to PGND(2)	0	18	V
Output current	I_{OUT}	0	1.5	A

(1) Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see *Electrical Characteristics*.
(2) The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.

8.4 Thermal Information

THERMAL METRIC(1)		LMR36015S RNX (VQFN-HR) 12 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	72.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.8	°C/W
ψ_{JB}	Junction-to-board characterization parameter	23.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8.5 Electrical Characteristics

Limits apply over operating junction temperature (T_J) range of –55°C to +150°C, unless otherwise stated. Minimum and Maximum limits(1) are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 24 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)						
$I_{Q-nonSW}$	Operating quiescent current (non-switching)(2)	V_{EN} = 3.3 V (PFM variant only)	18	26	36	µA
I_{SD}	Shutdown quiescent current; measured at VIN pin	V_{EN} = 0 V		5		µA
ENABLE (EN PIN)						
$V_{EN-VCC-H}$	Enable input high level for V_{CC} output	V_{ENABLE} rising			1.14	V
$V_{EN-VCC-L}$	Enable input low level for V_{CC} output	V_{ENABLE} falling	0.3			V
$V_{EN-VOUT-H}$	Enable input high level for V_{OUT}	V_{ENABLE} rising	1.157	1.231	1.3	V
$V_{EN-VOUT-HYS}$	Enable input hysteresis for V_{OUT}	Hysteresis below $V_{ENABLE-H}$; falling		110		mV
I_{LKG-EN}	Enable input leakage current	V_{EN} = 3.3V		0.2		nA
INTERNAL LDO (VCC PIN)						
V_{CC}	Internal V_{CC} voltage	6 V ⩽ V_{IN} ⩽ 60 V	4.75	5	5.25	V
$V_{CC-UVLO-Rising}$	Internal V_{CC} undervoltage lockout	V_{CC} rising	3.6	3.8	4.0	V
$V_{CC-UVLO-Falling}$	Internal V_{CC} undervoltage lockout	V_{CC} falling	3.1	3.3	3.5	V
VOLTAGE REFERENCE (FB PIN)						
V_{FB}	Feedback voltage		0.985	1	1.015	V
I_{LKG-FB}	Feedback leakage current	FB = 1 V		0.2		nA
CURRENT LIMITS AND HICCUP						
I_{SC}	High-side current limit(3)		2	2.4	2.8	A
$I_{LS-LIMIT}$	Low-side current limit(3)		1.55	1.8	2.07	A
I_{L-ZC}	Zero cross detector threshold	PFM variants only		0.02		A
$I_{PEAK-MIN}$	Minimum inductor peak current(3)			0.45		A
I_{L-NEG}	Negative current limit(3)	FPWM variant only	–1.8	–1.4	–0.9	A

Limits apply over operating junction temperature (T_J) range of –55°C to +150°C, unless otherwise stated. Minimum and Maximum limits(1) are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 24 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER GOOD (PGOOD PIN)						
$V_{PG-HIGH-UP}$	Power-Good upper threshold - rising	% of FB voltage	105%	107%	110%	
$V_{PG-LOW-DN}$	Power-Good lower threshold - falling	% of FB voltage	90%	93%	95%	
V_{PG-HYS}	Power-Good hysteresis (rising & falling)	% of FB voltage		2%		
T_{PG}	Power-Good rising/falling edge deglitch delay		80	140	200	µs
$V_{PG-VALID}$	Minimum input voltage for proper Power-Good function				2	V
R_{PG}	Power-Good on-resistance	V_{EN} = 2.5 V		80	165	Ω
R_{PG}	Power-Good on-resistance	V_{EN} = 0 V		35	90	Ω
OSCILLATOR						
F_{OSC}	Internal oscillator frequency	1-MHz variant	0.85	1	1.15	MHz
F_{OSC}	Internal oscillator frequency	400-kHz variant	340	400	460	kHz
MOSFETS						
$R_{DS-ON-HS}$	High-side MOSFET ON-resistance	I_{OUT} = 0.5 A		225	435	mΩ
$R_{DS-ON-LS}$	Low-side MOSFET ON-resistance	I_{OUT} = 0.5 A		150	280	mΩ

(1) MIN and MAX limits are 100% production tested at 25℃. Limits over the operating temperature range verified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).
(2) This is the current used by the device open loop. It does not represent the total input current of the system when in regulation.
(3) The current limit values in this table are tested, open loop, in production. They may differ from those found in a closed loop application.

8.6 Timing Requirements

Limits apply over operating junction temperature (T_J) range of –55°C to +150°C, unless otherwise stated. Minimum and Maximum limits(1) are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V_{IN} = 24 V.

		MIN	NOM	MAX	UNIT
t_{ON-MIN}	Minimum switch on-time		55	83	ns
$t_{OFF-MIN}$	Minimum switch off-time		53	73	ns
t_{ON-MAX}	Maximum switch on-time		7	12	µs
t_{SS}	Internal soft-start time	3	4.5	6	ms

(1) MIN and MAX limits are 100% production tested at 25℃. Limits over the operating temperature range verified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

8.7 System Characteristics

The following specifications apply to a typical application circuit with nominal component values. Specifications in the typical (TYP) column apply to T_J = 25℃ only. Specifications in the minimum (MIN) and maximum (MAX) columns apply to the case of typical components over the temperature range of T_J = –55℃ to 150℃. *These specifications are not ensured by production testing.*

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Operating input voltage range		4.2		60	V
V_{OUT}	Adjustable output voltage regulation(1)	PFM operation	–1.5%		2.5%	
V_{OUT}	Adjustable output voltage regulation(1)	FPWM operation	–1.5%		1.5%	
I_{SUPPLY}	Input supply current when in regulation	V_{IN} = 24 V, V_{OUT} = 3.3 V, I_{OUT} = 0 A, R_{FBT} = 1 MΩ, PFM variant		26		µA
D_{MAX}	Maximum switch duty cycle(2)			98%		
V_{HC}	FB pin voltage required to trip short-circuit hiccup mode			0.4		V
t_{HC}	Time between current-limit hiccup burst			94		ms
t_D	Switch voltage dead time			2		ns
T_{SD}	Thermal shutdown temperature	Shutdown temperature		170		°C
T_{SD}	Thermal shutdown temperature	Recovery temperature		158		°C

(1) Deviation in V_{OUT} from nominal output voltage value at V_{IN} = 24 V, I_{OUT} = 0 A to 1.5 A
(2) In dropout the switching frequency drops to increase the effective duty cycle. The lowest frequency is clamped at approximately: $F_{MIN} = 1 / (t_{ON-MAX} + t_{OFF-MIN})$. $D_{MAX} = t_{ON-MAX} / (t_{ON-MAX} + t_{OFF-MIN})$.

8.8 Typical Characteristics

Unless otherwise specified the following conditions apply: T_A = 25°C. V_{IN} = 24 V.



V_{FB} = 1 V

图 8-1. Non-Switching Input Supply Current



EN = 0 V

图 8-2. Shutdown Supply Current



V_{IN} = 24 V

图 8-3. High Side Current Limit



V_{IN} = 24 V

图 8-4. Low Side Current Limit



图 8-5. Reference Voltage Drift



I_{OUT} = 0 A V_{OUT} = 3.3 V f_{SW} = 400 kHz

图 8-6. $I_{PEAK-MIN}$

9 Detailed Description

9.1 Overview

The LMR36015S is a synchronous peak-current-mode buck regulator designed for a wide variety of industrial applications. The regulator automatically switches modes between PFM and PWM, depending on load. At heavy loads, the device operates in PWM at a constant switching frequency. At light loads, the mode changes to PFM with diode emulation allowing DCM. This reduces the input supply current and keeps efficiency high. The device features internal loop compensation which reduces design time and requires fewer external components than externally compensated regulators.

The LMR36015S is designed with a flip-chip or HotRod technology, greatly reducing the parasitic inductance of pins. In addition, the layout of the device allows for reduction in the radiated noise generated by the switching action through partial cancellation of the current generated magnetic field. As a result, the switch-node waveform exhibits less overshoot and ringing.



图 9-1. Switch Node Waveform

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Power-Good Flag Output

The power-good flag function (PG output pin) of the LMR36015S can be used to reset a system microprocessor whenever the output voltage is out of regulation. This open-drain output goes low under fault conditions, such as current limit and thermal shutdown, as well as during normal start-up. A glitch filter prevents false flag operation for short excursions of the output voltage, such as during line and load transients. Output voltage excursions lasting less than t_{PG} do not trip the power-good flag. Power-good operation can best be understood by reference to 图 9-2 and 图 9-3. Note that during initial power up, a delay of about 4 ms (typical) is inserted from the time that EN is asserted to the time that the power-good flag goes high. This delay only occurs during start-up and is not encountered during normal operation of the power-good function.

The power-good output consists of an open-drain NMOS, requiring an external pullup resistor to a suitable logic supply. It can also be pulled up to either VCC or V_{OUT} through an appropriate resistor as desired. If this function is not needed, the PG pin must be grounded. When EN is pulled low, the flag output is also forced low. With EN low, power good remains valid as long as the input voltage is $\geqslant$ 2 V (typical). Limit the current into this pin to $\leqslant$ 4 mA.



图 9-2. Static Power-Good Operation



图 9-3. Power-Good-Timing Behavior

9.3.2 Enable and Start-up

Start-up and shutdown are controlled by the EN input. This input features precision thresholds, allowing the use of an external voltage divider to provide an adjustable input UVLO (see *节 10.2.1.2.9.1*). Applying a voltage of ≥ $V_{EN-VCC-H}$ causes the device to enter standby mode, powering the internal VCC, but not producing an output voltage. Increasing the EN voltage to $V_{EN-OUT-H}$ (V_{EN-H} in 图 9-4) fully enables the device, allowing it to enter start-up mode and starting the soft-start period. When the EN input is brought below $V_{EN-OUT-H}$ (V_{EN-H} in 图 9-4) by $V_{EN-OUT-HYS}$ (V_{EN-HYS} in 图 9-4), the regulator stops running and enters standby mode. Further decrease in the EN voltage to below $V_{EN-VCC-L}$ completely shuts down the device. This behavior is shown in 图 9-4. The EN input can be connected directly to VIN if this feature is not needed. This input must not be allowed to float. The values for the various EN thresholds can be found in *节 8.5*.

The LMR36015S uses a reference-based soft start that prevents output voltage overshoots and large inrush currents as the regulator is starting up. A typical start-up waveform is shown in 图 9-5 along with typical timings. The rise time of the output voltage is about 4 ms.



图 9-4. Precision Enable Behavior



图 9-5. Typical Start-up Behavior V_{IN} = 24 V, V_{OUT} = 3.3 V, I_{OUT} = 1.5 A

9.3.3 Current Limit and Short Circuit

The LMR36015S incorporates valley current limit for normal overloads and for short-circuit protection. In addition, the high-side power MOSFET is protected from excessive current by a peak current limit circuit. Cycle-by-cycle current limit is used for overloads, while hiccup mode is used for short circuits. Finally, a zero current detector is used on the low-side power MOSFET to implement diode emulation mode (DEM) at light loads (see 节 13.7).

During overloads, the low-side current limit, I_{LIMIT}, determines the maximum load current that the LMR36015S can supply. When the low-side switch turns on, the inductor current begins to ramp down. If the current does not fall below I_{LIMIT} before the next turnon cycle, then that cycle is skipped, and the low-side MOSFET is left on until the current falls below I_{LIMIT}. This is somewhat different than the more typical peak current limit and results in 方程式 1 for the maximum load current.

$$I_{OUT}\big|_{max} = I_{LIMIT} + \frac{(V_{IN} - V_{OUT})}{2 \cdot f_{SW} \cdot L} \cdot \frac{V_{OUT}}{V_{IN}} \quad (1)$$

where

- f_{SW} = switching frequency
- L = inductor value

If, during current limit, the voltage on the FB input falls below about 0.4 V due to a short circuit, the device enters hiccup mode. In this mode, the device stops switching for t_{HC} or about 94 ms, and then goes through a normal re-start with soft start. If the short-circuit condition remains, the device runs in current limit for about 20 ms (typical) and then shuts down again. This cycle repeats, as shown in 图 9-6, as long as the short-circuit condition persists. This mode of operation helps reduce the temperature rise of the device during a hard short on the output. Of course, the output current is greatly reduced during hiccup mode. Once the output short is removed and the hiccup delay is passed, the output voltage recovers normally as shown in 图 9-6.

The high-side-current limit trips when the peak inductor current reaches I_{SC}. This is a cycle-by-cycle current limit and does not produce any frequency or load current foldback. It is meant to protect the high-side MOSFET from excessive current. Under some conditions, such as high input voltages, this current limit can trip before the low-side protection. Under this condition, I_{SC} determines the maximum output current. Note that I_{SC} varies with duty cycle.



图 9-6. Short-Circuit Transient and Recovery

9.3.4 Undervoltage Lockout and Thermal Shutdown

The LMR36015S incorporates an undervoltage-lockout feature on the output of the internal LDO (at the VCC pin). When VCC reaches 3.8 V (typ.), the device receives the EN signal and starts switching. When VCC falls below 3.3 V (typ.), the device shuts down, regardless of EN status. Since the LDO is in dropout during these transitions, the previously mentioned values roughly represent the input voltage levels during the transitions.

Thermal shutdown is provided to protect the regulator from excessive junction temperature. When the junction temperature reaches about 170°C, the device shuts down; restart occurs when the temperature falls to about 158°C.

9.4 Device Functional Modes

9.4.1 Auto Mode

In auto mode, the device moves between PWM and PFM as the load changes. At light loads, the regulator operates in PFM. At higher loads, the mode changes to PWM.

In PWM, the regulator operates as a constant frequency, current mode, full synchronous converter using PWM to regulate the output voltage. While operating in this mode, the output voltage is regulated by switching at a constant frequency and modulating the duty cycle to control the power to the load. This provides excellent line and load regulation and low output voltage ripple.

In PFM, the high-side MOSFET is turned on in a burst of one or more pulses to provide energy to the load. The duration of the burst depends on how long it takes the inductor current to reach $I_{PEAK-MIN}$. The frequency of these bursts is adjusted to regulate the output, while diode emulation (DEM) is used to maximize efficiency (see *节 13.7*). This mode provides high light-load efficiency by reducing the amount of input supply current required to regulate the output voltage at small loads. This trades off very good light-load efficiency for larger output voltage ripple and variable switching frequency. Also, a small increase in output voltage occurs at light loads. The actual switching frequency and output voltage ripple depend on the input voltage, output voltage, and load. Typical switching waveforms in PFM and PWM are shown in 图 9-7 and 图 9-8. See *节 10.2.2* for output voltage variation with load in auto mode.



图 9-7. Typical PFM Switching Waveforms V_{IN} = 24 V, V_{OUT} = 5 V, I_{OUT} = 200 mA



图 9-8. Typical PWM Switching Waveforms V_{IN} = 24 V, V_{OUT} = 5 V, I_{OUT} = 1.5 A, f_S = 400 kHz

9.4.2 Forced PWM Operation

The following select variant or variants are factory options made available for cases when constant frequency operation is more important than light load efficiency.

表 9-1. LMR36015S Device Variants with Fixed Frequency Operation at No Load

ORDERABLE PART NUMBER	OUTPUT VOLTAGE	FPWM	f_{SW}
LMR36015SFBRNXR	Adjustable	Yes	1 MHz

In FPWM operation, the diode emulation feature is turned off. This means that the device remains in CCM under light loads. Under conditions where the device must reduce the on-time or off-time below the ensured minimum to maintain regulation, the frequency reduces to maintain the effective duty cycle required for regulation. This occurs for very high and very low input/output voltage ratios. When in FPWM mode, a limited reverse current is allowed through the inductor allowing power to pass from the output of the regulator to its input. Note that in FPWM mode, larger currents pass through the inductor, if lightly loaded, than in auto mode. Once loads are heavy enough to necessitate CCM operation, FPWM mode has no measurable effect on regulator operation.

9.4.3 Dropout

The dropout performance of any buck regulator is affected by the R_{DSON} of the power MOSFETs, the DC resistance of the inductor, and the maximum duty cycle that the controller can achieve. As the input voltage is reduced to near the output voltage, the off-time of the high-side MOSFET starts to approach the minimum value.

Beyond this point, the switching can become erratic, the output voltage falls out of regulation, or both. To avoid this problem, the LMR36015S automatically reduces the switching frequency to increase the effective duty cycle and maintain regulation. In this data sheet, the dropout voltage is defined as the difference between the input and output voltage when the output has dropped by 1% of its nominal value. Under this condition, the switching frequency has dropped to its minimum value of about 140 kHz. Note that the 0.4-V short circuit detection threshold is not activated when in dropout mode. Typical dropout characteristics can be found in 图 9-9 and 图 9-10.



图 9-9. Overall Dropout Characteristic V_{OUT} = 5 V



图 9-10. Frequency Dropout Characteristics f_{SW} = 400 kHz

9.4.4 Minimum Switch On-Time

Every switching regulator has a minimum controllable on-time dictated by the inherent delays and blanking times associated with the control circuits. This imposes a minimum switch duty cycle and, therefore, a minimum conversion ratio. The constraint is encountered at high input voltages and low output voltages. To help extend the minimum controllable duty cycle, the LMR36015S automatically reduces the switching frequency when the minimum on-time limit is reached. This way, the converter can regulate the lowest programmable output voltage at the maximum input voltage. An estimate for the approximate input voltage, for a given output voltage, before frequency foldback occurs, is found in 方程式 2. As the input voltage is increased, the switch on-time (duty cycle) reduces to regulate the output voltage. When the on-time reaches the limit, the switching frequency drops, while the on-time remains fixed.

$$V_{IN} \leq \frac{V_{OUT}}{t_{ON} \cdot f_{SW}} \quad (2)$$

10 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

10.1 Application Information

The LMR36015S step-down DC-to-DC converter is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 1.5 A. The following design procedure can be used to select components for the LMR36015S. Alternately, the WEBENCH® Design Tool can be used to generate a complete design. This tool utilizes an iterative design procedure and has access to a comprehensive database of components. This allows the tool to create an optimized design and allows the user to experiment with various options.

备注

All of the capacitance values given in the following application information refer to *effective* values; unless otherwise stated. The *effective* value is defined as the actual capacitance under DC bias and temperature; not the rated or nameplate values. Use high-quality, low-ESR, ceramic capacitors with an X7R or better dielectric throughout. All high value ceramic capacitors have a large voltage coefficient in addition to normal tolerances and temperature effects. Under DC bias the capacitance drops considerably. Large case sizes and/or higher voltage ratings are better in this regard. To help mitigate these effects, multiple capacitors can be used in parallel to bring the minimum *effective* capacitance up to the required value. This can also ease the RMS current requirements on a single capacitor. A careful study of bias and temperature variation of any capacitor bank should be made in order to ensure that the minimum value of *effective* capacitance is provided.

10.2 Typical Application

图 10-1 shows a typical LMR36015S application circuit. This device is designed to function over a wide range of external components and system parameters. However, the internal compensation is optimized for a certain range of external inductance and output capacitance. As a quick start guide, 表 10-1 provides typical component values for a range of the most common output voltages.



图 10-1. Example Applications Circuit

表 10-1. Typical External Component Values

f_{SW} (kHz)	V_{OUT} (V)	L (µH)	NOMINAL C_{OUT} (RATED CAPACITANCE) (1)	MINIMUM C_{OUT} (RATED CAPACITANCE) (2)	R_{FBT} (Ω)	R_{FBB} (Ω)	C_{IN}	C_{FF}
400	3.3	10	2 × 47 µF	2 × 22 µF	100 k	43.2 k	4.7 µF + 2 × 220 nF	20 pF
1000	3.3	6.8	3 × 15 µF	2 × 15 µF	100 k	43.2 k	4.7 µF + 2 × 220 nF	20 pF
400	5	15	3 × 22 µF	2 × 22 µF	100 k	24.9 k	4.7 µF + 2 × 220 nF	20 pF
1000	5	10	3 × 15 µF	2 × 15 µF	100 k	24.9 k	4.7 µF + 2 × 220 nF	20 pF
400	12	27	3 × 22 µF	2 × 22 µF	100 k	9.09 k	4.7 µF + 2 × 220 nF	20 pF
1000	12	22	2 × 22 µF	2 × 15 µF	100 k	9.09 k	4.7 µF + 2 × 220 nF	20 pF

(1) Optimized for superior load transient performance from 0 to 100% rated load.
(2) Optimized for size constrained end applications.

10.2.1 Design 1: Low Power 24-V, 1.5-A PFM Converter

10.2.1.1 Design Requirements

Example requirements for a typical 5-V or 3.3-V application. The input voltages are here for illustration purposes only. See 节 *8* for the operating input voltage range.

表 10-2. Detailed Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	12 V to 24 V steady state, 4.2 V to 60-V transients
Output voltage	5 V/3.3 V
Maximum output current	0 A to 1.5 A
Switching frequency	400 kHz
Current consumption at 0-A load	Critical: Need to ensure low current consumption to reduce battery drain
Switching frequency at 0-A load	Not critical: Need fixed frequency operation at high load only

表 10-3. List of Components for Design 1

V_{OUT}	FREQUENCY	R_{FBB}	C_{OUT}	L	U1
5 V	400 kHz	24.9 kΩ	2 × 22 µF	10 µH, 45 mΩ	LMR36015SARNXR
3.3 V	400 kHz	43.3 kΩ	2 × 22 µF	10 µH, 45 mΩ	LMR36015SARNXR

10.2.1.2 Detailed Design Procedure

The following design procedure applies to 图 10-1 and 表 10-2.

10.2.1.2.1 Custom Design With WEBENCH Tools

Click here to create a custom design using the LMR36015S device and the WEBENCH Power Designer.

1. Start by entering the input voltage, output voltage, and output current requirements
2. Optimize the design for key performance such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases the following features are available with this tool:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to help understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print full design reports in PDF.

Get more information at ti.com

10.2.1.2.2 Choosing the Switching Frequency

The choice of switching frequency is a compromise between conversion efficiency and overall solution size. Lower switching frequency implies reduced switching losses and usually results in higher system efficiency. However, higher switching frequency allows the use of smaller inductors and output capacitors, and hence a more compact design. For this example, 400 kHz is used.

10.2.1.2.3 Setting the Output Voltage

The output voltage of LMR36015S is externally adjustable using a resistor divider network. The range of recommended output voltage is found in 节 *8.5*. The divider network is comprised of R_{FBT} and R_{FBB}, and closes the loop between the output voltage and the converter. The converter regulates the output voltage by holding the voltage on the FB pin equal to the internal reference voltage, V_{REF}. The resistance of the divider is a compromise between excessive noise pickup and excessive loading of the output. Smaller values of resistance reduce noise sensitivity but also reduce the light-load efficiency. The recommended value for R_{FBT} is 100 kΩ, with a maximum value of 1 MΩ. If 1 MΩ is selected for R_{FBT}, then a feedforward capacitor must be used across

this resistor to provide adequate loop phase margin (see 节 *10.2.1.2.9*). Once R_{FBT} is selected, 方程式 3 is used to select R_{FBB}. V_{REF} is nominally 1 V.

$$R_{FBB} = \frac{R_{FBT}}{\left[\frac{V_{OUT}}{V_{REF}} - 1\right]} \tag{3}$$

For this 5-V example, values are: R_{FBT} = 100 kΩ and R_{FBB} = 24.9 kΩ.

10.2.1.2.4 Inductor Selection

The parameters for selecting the inductor are the inductance and saturation current. The inductance is based on the desired peak-to-peak ripple current and is normally chosen to be in the range of 20% to 40% of the maximum output current. Experience shows that the best value for inductor ripple current is 30% of the maximum load current. Note that when selecting the ripple current for applications with much smaller maximum load than the maximum available from the device, use the the maximum device current. 方程式 4 can be used to determine the value of inductance. The constant K is the percentage of inductor current ripple. For this example, K = 0.4 was chosen and an inductance of L = 16 µH was found; the standard value of 10 µH was selected.

$$L = \frac{(V_{IN} - V_{OUT})}{f_{SW} \cdot K \cdot I_{OUT\,max}} \cdot \frac{V_{OUT}}{V_{IN}} \tag{4}$$

Ideally, the saturation current rating of the inductor is at least as large as the high-side switch current limit, I_{SC}. This ensures that the inductor does not saturate even during a short circuit on the output. When the inductor core material saturates, the inductance falls to a very low value, causing the inductor current to rise very rapidly. Although the valley current limit, I_{LIMIT}, is designed to reduce the risk of current runaway, a saturated inductor can cause the current to rise to high values very rapidly. This can lead to component damage; *do not* allow the inductor to saturate. Inductors with a ferrite core material have very *hard* saturation characteristics, but usually have lower core losses than powdered iron cores. Powered iron cores exhibit a *soft* saturation, allowing some relaxation in the current rating of the inductor. However, they have more core losses at frequencies above about 1 MHz. In any case, the inductor saturation current must not be less than the device low-side current limit, I_{LIMIT}. To avoid subharmonic oscillation, the inductance value must not be less than that given in 方程式 5:

$$L_{MIN} \geq 0.28 \cdot \frac{V_{OUT}}{f_{SW}} \tag{5}$$

10.2.1.2.5 Output Capacitor Selection

The value of the output capacitor and its ESR determine the output voltage ripple and load transient performance. The output capacitor bank is usually limited by the load transient requirements rather than the output voltage ripple. 方程式 6 can be used to estimate a lower bound on the total output capacitance, and an upper bound on the ESR, required to meet a specified load transient.

$$C_{OUT} \geq \frac{\Delta I_{OUT}}{f_{SW} \cdot \Delta V_{OUT} \cdot K} \cdot \left[(1-D) \cdot (1+K) + \frac{K^2}{12} \cdot (2-D)\right]$$

$$ESR \leq \frac{(2+K) \cdot \Delta V_{OUT}}{2 \cdot \Delta I_{OUT}\left[1+K+\frac{K^2}{12} \cdot \left(1+\frac{1}{(1-D)}\right)\right]}$$

$$D = \frac{V_{OUT}}{V_{IN}} \tag{6}$$

where

- ΔV_{OUT} = output voltage transient
- ΔI_{OUT} = output current transient
- K = ripple factor from 节 *10.2.1.2.4*

Once the output capacitor and ESR have been calculated, 方程式 7 can be used to check the output voltage ripple.

$$V_r \cong \Delta I_L \cdot \sqrt{ESR^2 + \frac{1}{(8 \cdot f_{SW} \cdot C_{OUT})^2}} \tag{7}$$

where

- V_r = peak-to-peak output voltage ripple

The output capacitor and ESR can then be adjusted to meet both the load transient and output ripple requirements.

In practice, the output capacitor has the most influence on the transient response and loop phase margin. Load transient testing and bode plots are the best way to validate any given design and must always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic placed on the output can help reduce high frequency noise. Small case size ceramic capacitors in the range of 1 nF to 100 nF can be very helpful in reducing spikes on the output caused by inductor and board parasitics.

Limit the maximum value of total output capacitance to about 10 times the design value, or 1000 µF, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

10.2.1.2.6 Input Capacitor Selection

The ceramic input capacitors provide a low impedance source to the regulator in addition to supplying the ripple current and isolating switching noise from other circuits. A minimum ceramic capacitance of 4.7 µF is required on the input of the LMR36015S. This must be rated for at least the maximum input voltage that the application requires; preferably twice the maximum input voltage. This capacitance can be increased to help reduce input voltage ripple, maintain the input voltage during load transients, or both. In addition, a small case size 220-nF ceramic capacitor must be used at the input as close a possible to the regulator. This provides a high frequency bypass for the control circuits internal to the device. For this example, a 4.7-µF, 100-V, X7R (or better) ceramic capacitor is chosen. The 220 nF must also be rated at 100 V with an X7R dielectric. The VQFN package provides two input voltage pins and two power ground pins on opposite sides of the package. This allows the input capacitors to be split, and placed optimally with respect to the internal power MOSFETs, thus improving the effectiveness of the input bypassing. In this example, place two 220-nF ceramic capacitors at each VIN-PGND location.

It is often desirable to use an electrolytic capacitor on the input in parallel with the ceramics. This is especially true if long leads/traces are used to connect the input supply to the regulator. The moderate ESR of this capacitor can help damp any ringing on the input supply caused by the long power leads. The use of this additional capacitor also helps with voltage dips caused by input supplies with unusually high impedance.

Most of the input switching current passes through the ceramic input capacitor or capacitors. The approximate RMS value of this current can be calculated from 方程式 8 and should be checked against the manufacturers' maximum ratings.

$$I_{RMS} \cong \frac{I_{OUT}}{2} \tag{8}$$

10.2.1.2.7 C_{BOOT}

The LMR36015S requires a bootstrap capacitor connected between the BOOT pin and the SW pin. This capacitor stores energy that is used to supply the gate drivers for the power MOSFETs. A high-quality ceramic capacitor of 100 nF and at least 16 V is required.

10.2.1.2.8 VCC

The VCC pin is the output of the internal LDO used to supply the control circuits of the regulator. This output requires a 1-µF, 16-V ceramic capacitor connected from VCC to GND for proper operation. In general, this output must not be loaded with any external circuitry. However, this output can be used to supply the pullup for the power-good function (see 节 *9.3.1*). A value in the range of 10 kΩ to 100 kΩ is a good choice in this case. The nominal output voltage on VCC is 5 V.

10.2.1.2.9 C_{FF} Selection

In some cases, a feedforward capacitor can be used across R_{FBT} to improve the load transient response or improve the loop-phase margin. This is especially true when values of R_{FBT} > 100 kΩ are used. Large values of R_{FBT}, in combination with the parasitic capacitance at the FB pin, can create a small signal pole that interferes with the loop stability. A C_{FF} can help to mitigate this effect. 方程式 9 can be used to estimate the value of C_{FF}. The value found with 方程式 9 is a starting point; use lower values to determine if any advantage is gained by the use of a C_{FF} capacitor. The *Optimizing Transient Response of Internally Compensated DC-DC Converters with Feed-forward Capacitor Application Report* is helpful when experimenting with a feedforward capacitor.

$$C_{FF} < \frac{V_{OUT} \cdot C_{OUT}}{120 \cdot R_{FBT} \cdot \sqrt{\frac{V_{REF}}{V_{OUT}}}} \tag{9}$$

10.2.1.2.9.1 External UVLO

In some cases, an input UVLO level different than that provided internal to the device is needed. This can be accomplished by using the circuit shown in 图 10-2 can be used. The input voltage at which the device turns on is designated V_{ON} while the turnoff voltage is V_{OFF}. First, a value for R_{ENB} is chosen in the range of 10 kΩ to 100 kΩ and then 方程式 10 is used to calculate R_{ENT} and V_{OFF}.



图 10-2. Setup for External UVLO Application

$$R_{ENT} = \left(\frac{V_{ON}}{V_{EN-H}} - 1 \right) \cdot R_{ENB}$$

$$V_{OFF} = V_{ON} \cdot \left(1 - \frac{V_{EN-HYS}}{V_{EN}} \right) \quad (10)$$

where

- V_{ON} = V_{IN} turnon voltage
- V_{OFF} = V_{IN} turnoff voltage

10.2.1.2.10 Maximum Ambient Temperature

As with any power conversion device, the LMR36015S dissipates internal power while operating. The effect of this power dissipation is to raise the internal temperature of the converter above ambient. The internal die temperature (T_J) is a function of the ambient temperature, the power loss and the effective thermal resistance, $R_{\theta JA}$ of the device, and PCB combination. The maximum internal die temperature for the LMR36015S must be limited to 150°C. This establishes a limit on the maximum device power dissipation and, therefore, the load current. 方程式 11 shows the relationships between the important parameters. It is easy to see that larger ambient temperatures (T_A) and larger values of $R_{\theta JA}$ reduce the maximum available output current. The converter efficiency can be estimated by using the curves provided in this data sheet. If the desired operating conditions cannot be found in one of the curves, then interpolation can be used to estimate the efficiency. Alternatively, the EVM can be adjusted to match the desired application requirements and the efficiency can be measured directly. The correct value of $R_{\theta JA}$ is more difficult to estimate. As stated in the *Semiconductor and IC Package Thermal Metrics Application Report*, the values given in 节 8.4 are not valid for design purposes and must not be used to estimate the thermal performance of the application. The values reported in that table were measured under a specific set of conditions that are rarely obtained in an actual application.

$$I_{OUT}|_{MAX} = \frac{(T_J - T_A)}{R_{\theta JA}} \cdot \frac{\eta}{(1-\eta)} \cdot \frac{1}{V_{OUT}} \tag{11}$$

where

- η = efficiency

The effective $R_{\theta JA}$ is a critical parameter and depends on many factors such as power dissipation, air temperature/flow, PCB area, copper heat-sink area, number of thermal vias under the package, and adjacent component placement, to mention just a few. Due to the ultra-miniature size of the VQFN (RNX) package, a DAP is not available. This means that this package exhibits a somewhat greater $R_{\theta JA}$. A typical example of $R_{\theta JA}$ versus copper board area can be found in 图 10-3. Note that the data given in this graph is for illustration purposes only, and the actual performance in any given application depends on all of the factors mentioned above.



图 10-3. $R_{\theta JA}$ versus Copper Board Area for the VQFN (RNX) Package

Use the following resources as guides to optimal thermal PCB design and estimating $R_{\theta JA}$ for a given application environment:

- *Thermal Design by Insight not Hindsight Application Report*
- *Semiconductor and IC Package Thermal Metrics Application Report*
- *Thermal Design Made Simple with LM43603 and LM43602 Application Report*
- *Using New Thermal Metrics Application Report*

10.2.2 Application Curves

Unless otherwise specified the following conditions apply: V_{IN} = 24 V, T_A = 25°C. The circuit is shown in 图 10-1, with the appropriate BOM from 表 10-3.



V_{OUT} = 5 V 400 kHz

图 10-4. Efficiency



V_{OUT} = 3.3 V 400 kHz

图 10-5. Efficiency



V_{OUT} = 5 V 400 kHz

图 10-6. Load Regulation



V_{OUT} = 3.3 V 400 kHz

图 10-7. Load Regulation



V_{OUT} = 5 V 400 kHz

图 10-8. Line Regulation



V_{OUT} = 3.3 V 400 kHz

图 10-9. Line Regulation



V_{OUT} = 5 V 400 kHz

图 10-10. Overall Dropout Characteristic



V_{OUT} = 5 V 400 kHz

图 10-11. Frequency Dropout Characteristic



V_{OUT} = 3.3 V I_{OUT}= 0 A R_{FBT}= 100 kΩ

图 10-12. Input Supply Current



V_{OUT} = 3.3 V 400 kHz

图 10-13. Mode Change Thresholds



V_{OUT} = 5 V 400 kHz

图 10-14. Start-Up Waveform



V_{OUT} = 3.3 V 400 kHz

图 10-15. Start-Up Waveform



V_{OUT} = 5 V　　400 kHz
I_{LOAD}= 10 mA - 0.75 A　　Slew Rate = 1 µs/A

图 10-16. Load Transient



V_{OUT} = 3.3 V　　400 kHz
I_{LOAD}= 10 mA - 0.75 A　　Slew Rate = 1 µs/A

图 10-17. Load Transient



V_{IN} = 13.5 V　　V_{OUT} = 5 V　　I_{OUT} = 1.5 A
Frequency Tested: 150 kHz to 30 MHz

图 10-18. Conducted EMI vs. CISPR25 Limits (Yellow: Peak Signal, Blue: Average Signal)



V_{IN} = 13.5 V　　V_{OUT} = 5 V　　I_{OUT} = 1.5 A
Frequency Tested: 30 MHz to 108 MHz

图 10-19. Conducted EMI vs. CISPR25 Limits (Yellow: Peak Signal, Blue: Average Signal)



V_{IN} = 13.5 V　　V_{OUT} = 5 V　　I_{OUT} = 1.5 A
Frequency Tested: 150 kHz to 30 MHz

图 10-20. Radiated EMI Rod vs. CISPR25 Limits



V_{IN} = 13.5 V　　V_{OUT} = 5 V　　I_{OUT} = 1.5 A
Frequency Tested: 30 MHz to 200 MHz

图 10-21. Radiated EMI Bicon Vertical vs. CISPR25 Limits



V_{IN} = 13.5 V V_{OUT} = 5 V I_{OUT} = 1.5 A
Frequency Tested: 30 MHz to 200 MHz

图 10-22. Radiated EMI Bicon Horizontal vs. CISPR25 Limits



V_{IN} = 13.5 V V_{OUT} = 5 V I_{OUT} = 1.5 A
Frequency Tested: 200 MHz to 1 GHz

图 10-23. Radiated EMI Log Vertical vs. CISPR25 Limits



V_{IN} = 13.5 V V_{OUT} = 5 V I_{OUT} = 1.5 A
Frequency Tested: 200 MHz to 1 GHz

图 10-24. Radiated EMI Log Horizontal vs. CISPR25 Limits



V_{IN} = 13.5 V V_{OUT} = 5 V I_{OUT} = 1.5 A
Frequency Tested: 1.83 GHz to 2.5 GHz

图 10-25. Radiated EMI Horn Vertical vs. CISPR25 Limits



V_{IN} = 13.5 V V_{OUT} = 5 V I_{OUT} = 1.5 A
Frequency Tested: 1.8 GHz to 2.5 GHz

图 10-26. Radiated EMI Horn Horizontal vs. CISPR25 Limits



图 10-27. Recommended Input EMI Filter

10.2.3 Design 2: High Density 24-V, 1.5-A FPWM Converter

10.2.3.1 Design Requirements

Example requirements for a typical 5-V application. The input voltages are here for illustration purposes only. See 节 8 for the operating input voltage range.

表 10-4. Detailed Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	8-V to 24-V steady state, 4.2-V to 60-V transients
Output voltage	5 V
Maximum output current	0 A to 1.5 A
Switching frequency	1000 kHz
Current consumption at 0-A load	Not critical: < 100 mA acceptable
Switching frequency at 0-A load	Critical: Need fixed frequency operation

表 10-5. List of Components for Design 2

V_{OUT}	FREQUENCY	R_{FBB}	C_{OUT}	L	U1
5 V	1000 KHz	24.9 kΩ	2 × 15 µF	8.5 µH, 30.5 mΩ	LMR36015SFBRNXR

10.2.3.2 Detailed Design Procedure

See 节 10.2.1.2.

10.2.3.3 Application Curves



V_{OUT} = 5 V 1000 kHz

图 10-28. Efficiency



V_{OUT} = 5 V 1000 kHz

图 10-29. Load Regulation



V_{OUT} = 5 V 1000 kHz

图 10-30. Overall Dropout Characteristic



V_{OUT} = 5 V 1000 kHz

图 10-31. Frequency Dropout Characteristic



V_{OUT} = 5 V I_{OUT}= 0 A R_{FBT}= 100 kΩ

图 10-32. Input Supply Current



V_{OUT} = 5 V 1000 kHz

图 10-33. Start-Up Waveform



V_{OUT} = 5 V 1000 kHz I_{LOAD}= 0 A – 0.75 A
Slew Rate = 1 µs/A

图 10-34. Load Transient



V_{OUT} = 5 V Slew Rate = 1 µs/A 1000 kHz
I_{LOAD}= 0 A – 1.5 A

图 10-35. Load Transient

10.3 What to Do and What Not to Do

- **Don't:** Exceed the *Abolsute Maximum Ratings.*
- **Don't:** Exceed the *ESD Ratings*.
- **Don't:** Allow the EN input to float.
- **Don't:** Allow the output voltage to exceed the input voltage, nor go below ground.
- **Don't:** Use the thermal data given in the *Thermal Information* table to design your application.
- **Do:** Follow all the guidelines and/or suggestions found in this data sheet before committing the design to production. TI application engineers are ready to help critique your design and PCB layout to help make your project a success (see *Support Resources*).

11 Power Supply Recommendations

The characteristics of the input supply must be compatible with 节 *8* found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with 方程式 12.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta} \tag{12}$$

where

- η is the efficiency

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shutdown, reset, or both. The best way to solve these kind of issues is to reduce the distance from the input supply to the regulator, use an aluminum or tantalum input capacitor in parallel with the ceramics, or both. The moderate ESR of these types of capacitors help to damp the input resonant circuit and reduce any overshoots. A value in the range of 20 µF to 100 µF is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This can lead to instability, as well as some of the effects mentioned above, unless it is designed carefully. The *AN-2162 Simple Success With Conducted EMI From DCDC Converters User's Guide* provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a *snap-back* characteristic (thyristor type). The use of a device with this type of characteristic is not recommended. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

12 Layout

12.1 Layout Guidelines

The PCB layout of any DC/DC converter is critical to the optimal performance of the design. Poor PCB layout can disrupt the operation of an otherwise good schematic design. Even if the converter regulates correctly, bad PCB layout can mean the difference between a robust design and one that cannot be mass produced. Furthermore, to a great extent, the EMI performance of the regulator is dependent on the PCB layout. In a buck converter, the most critical PCB feature is the loop formed by the input capacitor or capacitors and power ground, as shown in 图 12-1. This loop carries large transient currents that can cause large transient voltages when reacting with the trace inductance. These unwanted transient voltages disrupt the proper operation of the converter. Because of this, the traces in this loop must be wide and short, and the loop area as small as possible to reduce the parasitic inductance. 图 12-2 shows a recommended layout for the critical components of the LMR36015S.

1. *Place the input capacitor or capacitors as close as possible to the VIN and GND terminals.* VIN and GND pins are adjacent, simplifying the input capacitor placement.
2. *Place bypass capacitor for VCC close to the VCC pin.* This capacitor must be placed close to the device and routed with short, wide traces to the VCC and GND pins.
3. *Use wide traces for the C_{BOOT} capacitor.* Place C_{BOOT} close to the device with short/wide traces to the BOOT and SW pins. Route the SW pin to the N/C pin and used to connect the BOOT capacitor to SW.
4. *Place the feedback divider as close as possible to the FB pin of the device.* Place R_{FBB}, R_{FBT}, and C_{FF}, if used, physically close to the device. The connections to FB and GND must be short and close to those pins on the device. The connection to V_{OUT} can be somewhat longer. However, this latter trace must not be routed near any noise source (such as the SW node) that can capacitively couple into the feedback path of the regulator.
5. *Use at least one ground plane in one of the middle layers.* This plane acts as a noise shield and also act as a heat dissipation path.
6. *Provide wide paths for VIN, VOUT, and GND.* Making these paths as wide and direct as possible reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
7. *Provide enough PCB area for proper heat-sinking.* As stated in 节 *10.2.1.2.10*, enough copper area must be used to ensure a low $R_{\theta JA}$, commensurate with the maximum load current and ambient temperature. The top and bottom PCB layers must be made with two ounce copper; and no less than one ounce. If the PCB design uses multiple copper layers (recommended), these thermal vias can also be connected to the inner layer heat-spreading ground planes.
8. *Keep switch area small.* Keep the copper area connecting the SW pin to the inductor as short and wide as possible. At the same time the total area of this node must be minimized to help reduce radiated EMI.

See the following PCB layout resources for additional important guidelines:

- *Layout Guidelines for Switching Power Supplies Application Report*
- *Simple Switcher PCB Layout Guidelines Application Report*
- *Construction Your Power Supply- Layout Considerations Seminar*
- *Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report*



图 12-1. Current Loops with Fast Edges

12.1.1 Ground and Thermal Considerations

As previously mentioned, TI recommends using one of the middle layers as a solid ground plane. A ground plane provides shielding for sensitive circuits and traces as well as a quiet reference potential for the control circuitry. Connect the AGND and PGND pins to the ground planes using vias next to the bypass capacitors. PGND pins are connected directly to the source of the low-side MOSFET switch and also connected directly to the grounds of the input and output capacitors. The PGND net contains noise at the switching frequency and can bounce due to load variations. The PGND trace, as well as the VIN and SW traces, must be constrained to one side of the ground planes. The other side of the ground plane contains much less noise; use for sensitive routes.

Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top as: 2 oz / 1 oz / 1 oz / 2 oz. A four-layer board with enough copper thickness, and proper layout, provides low current conduction impedance, proper shielding, and lower thermal resistance.

12.2 Layout Example



图 12-2. Example Layout

13 Device and Documentation Support

13.1 Device Support

13.1.1 Development Support

- *Two-Stage Power Supply Reference Design for Field Transmitters*
- *Wide Vin Power Supply Reference Design for Space-Constrained Industrial Sensors*
- Automotive ADAS camera power supply reference design optimized for solution size and low noise
- *How a DC/DC converter package and pinout design can enhance automotive EMI performance*
- *Introduction to Buck Converters Features: UVLO, Enable, Soft Start, Power Good*
- *Introduction to Buck Converters: Understanding Mode Transitions*
- *Introduction to Buck Converters: Minimum On-time and Minimum Off-time Operation*
- *Introduction to Buck Converters: Understanding Quiescent Current Specifications*
- *Trade-offs between thermal performance and small solution size with DC/DC converters*
- *Reduce EMI and shrink solution size with Hot Rod packaging*

13.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMR36015S device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *Designing High-Performance, Low-EMI Automotive Power Supplies Application Report*
- Texas Instruments, *Simple Switcher PCB Layout Guidelines Application Report*
- Texas Instruments, *Construction Your Power Supply- Layout Considerations Application Report*
- Texas Instruments, *Low Radiated EMI Layout Made Simple with LM4360x and LM4600x Application Report*
- Texas Instruments, *Semiconductor and IC Package Thermal Metrics Application Report*
- Texas Instruments, *Thermal Design Made Simple with LM43603 and LM43602 Application Report*

13.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 *订阅更新* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

13.5 Trademarks

HotRod™ is a trademark of TI.
TI E2E™ is a trademark of Texas Instruments.
WEBENCH® is a registered trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

13.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 术语表

TI 术语表　　本术语表列出并解释了术语、首字母缩略词和定义。

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LMR36015SARNXR	Active	Production	VQFN-HR (RNX) | 12	3000 | LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-55 to 150	ET15A
LMR36015SBRNXR	Active	Production	VQFN-HR (RNX) | 12	3000 | LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-55 to 150	ET15B
LMR36015SFBRNXR	Active	Production	VQFN-HR (RNX) | 12	3000 | LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-55 to 150	ET15FB

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

RNX 12 VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD

2 x 3 mm, 0.5 mm pitch



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

PACKAGE OUTLINE

RNX0012A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS

4222858/A 04/2016

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

FOR PAD 12
87.7% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4222858/A 04/2016

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGE OUTLINE

RNX0012B

VQFN-HR - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:25X



SOLDER MASK DETAILS

4223969/C 10/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

FOR PAD 12
87.7% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4223969/C 10/2018

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265