

# DLPA200 数字微镜器件驱动器

## 1 特性

- 生成 DLP® 数字微镜器件 (DMD) 所需的微镜时钟脉冲
- 生成所需的特殊电压电平以生成微镜时钟脉冲
- 设计用于多种 DLP 芯片组

## 2 应用

- 显示：
  - 投影仪
  - 个人电子产品
  - 智能和自适应照明
  - 增强现实和信息覆盖
- 工业：
  - 直接成像平版印刷
  - 增材制造和 3D 打印机
  - 适用于机器视觉和工厂自动化的 3D 扫描仪
  - 激光打标和修复系统
  - 计算机直接制版和工业打印机
- 医疗：
  - 血管或高光谱成像
  - 适用于耳朵、牙齿和四肢测量的 3D 扫描仪
  - 显微镜
  - 眼科


## 3 说明

DLPA200 是一款 DLP® 数字微镜器件 (DMD) 驱动器，能够生成 DLP 产品系列中某些 DMD 所需的微镜时钟脉冲。一套完整的 DLP 芯片组能够使开发人员更加轻松地访问 并使用高速微镜控制。

器件信息(1)

器件型号	封装	封装尺寸
DLPA200	HTQFP (80)	14.00mm × 14.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



方框图

## Table of Contents

<b>1 特性</b> .....	1	8.2 Functional Block Diagram.....	12
<b>2 应用</b> .....	1	8.3 Feature Description.....	13
<b>3 说明</b> .....	1	<b>9 Application and Implementation</b> .....	16
<b>4 Revision History</b> .....	2	9.1 Application Information.....	16
<b>5 Device Configurations Table</b> .....	3	<b>10 Power Supply Recommendations</b> .....	18
<b>6 Pin Configuration and Functions</b> .....	3	10.1 Power Supply Rail Guidelines.....	18
<b>7 Specifications</b> .....	6	<b>11 Layout</b> .....	19
7.1 Absolute Maximum Ratings.....	6	11.1 Layout Guidelines.....	19
7.2 ESD Ratings.....	6	11.2 Thermal Considerations.....	19
7.3 Recommended Operating Conditions.....	6	<b>12 Device and Documentation Support</b> .....	20
7.4 Thermal Information.....	7	12.1 Device Support.....	20
7.5 Electrical Characteristics Control Logic.....	7	12.2 Documentation Support.....	20
7.6 5-V Linear Regulator.....	8	12.3 支持资源.....	20
7.7 Bias Voltage Boost Converter.....	8	12.4 Trademarks.....	20
7.8 Reset Voltage Buck-Boost Converter.....	9	12.5 静电放电警告.....	20
7.9 $V_{\text{OFFSET}}/\text{DMDVCC2}$ Regulator.....	9	12.6 术语表.....	20
7.10 Switching Characteristics.....	10	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	21
<b>8 Detailed Description</b> .....	12		
8.1 Overview.....	12		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision F (November 2022) to Revision G (June 2023)</b>	<b>Page</b>
• Added minimum value to $V_{\text{IN}}$ in 节 7.1 .....	6
• Updated $F_{\text{SW}}$ values in 节 7.8 .....	9
• Deleted Discharge time constant in 节 7.9 .....	9
• Added Discharge current sink 节 7.9 .....	9
• Updated drawing for proper logic polarity.....	12
• Updated 表 12-1 .....	20

<b>Changes from Revision E (August 2018) to Revision F (November 2022)</b>	<b>Page</b>
• Changed Min/Typ/Max values for switching frequency $F_{\text{SW}}$ .....	8

## 5 Device Configurations Table

表 5-1. Device Configurations

DMD	DMD MICROMIRROR DRIVER	DIGITAL CONTROLLER
DLP9500 DLP 0.95 1080p 2xLVDS Type A DMD	2 ea. DLPA200	DLPC410 (+ DLPR410)
DLP7000 DLP 0.7 XGA 2xLVDS Type A DMD	1 ea. DLPA200	
DLP650LNIR DLP 0.65 WXGA NIR S450 DMD	1 ea. DLPA200	
DLP5500 DLP 0.55 XGA Series 450 DMD	1 ea. DLPA200	DLPC200

## 6 Pin Configuration and Functions




图 6-1. PFP Package 80-Pin HTQFP Top View

表 6-1. Pin Functions

PIN		I/O (INPUT DEFAULT) <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
OUT00	22	Output	16 micromirror clocking waveform outputs (enabled by $\overline{OE} = 0$ ).
OUT01	24	Output	
OUT02	27	Output	
OUT03	29	Output	
OUT04	32	Output	
OUT05	34	Output	
OUT06	37	Output	
OUT07	39	Output	
OUT08	62	Output	
OUT09	64	Output	
OUT10	67	Output	
OUT11	69	Output	
OUT12	72	Output	
OUT13	74	Output	
OUT14	77	Output	
OUT15	79	Output	
A0	19	Input (pull down)	Output Address. Used to select which OUTxx pin is active at a given time.
A1	18	Input (pull down)	
A2	17	Input (pull down)	
A3	16	Input (pull down)	
MODE0	3	Input (pull down)	Mode Select. Used to determine the operating mode of the DLPA200.
MODE1	2	Input (pull down)	
SEL0	5	Input (pull down)	Output Voltage Select. Used to switch the voltage applied to the addressed OUTxx pin.
SEL1	4	Input (pull down)	
STROBE	15	Input (pull down)	A rising edge on STROBE latches in the control signals after a tristate delay.
$\overline{OE}$	6	Input (pull up)	Asynchronous input controls whether the 16 OUTxx pins are active or are in a high-impedance state. $\overline{OE} = 0$ : Enabled. $\overline{OE} = 1$ : High Z.
RESET	59	Input (pull up)	Resets the DLPA200 internal logic. Active low. Asynchronous.
SCPEN	58	Input (pull up)	Enables serial bus data transfers. Active low.
SCPDI	57	Input (pull down)	Serial bus data input. Clocked in on the falling edge of SCPCK.
SCPCK	56	Input (pull down)	Serial bus clock. Provided by chipset controller.
SCPDO	42	Output	Serial bus data output (open drain). Clocked out on the rising edge of SCPCK. A 1k $\Omega$ pull up resistor to the Chip-Set Controller V <sub>DD</sub> supply is recommended.
$\overline{IRQ}$	43	Output	Interrupt request output to the chipset Controller. Active low. A 1-k $\Omega$ pullup resistor to the Chip-Set Controller V <sub>DD</sub> supply is recommended.
DEV_ID1	45	Input (pull up)	Serial bus device address: 00 = all; 01 = device 1; 10 = device 2; 11 = device 3.
DEV_ID0	44	Input (pull up)	
VBIAS	9	Output	One of three specialized voltages generated by the DLPA200
VBIAS_LHI	10	Input	Current limiter output for VBIAS supply (also the VBIAS switching inductor input)
VBIAS_SWL	8	Input	Connection point for VBIAS supply switching inductor
VBIAS_RAIL	21, 30, 31, 40, 61, 70, 71, 80	Input	The internally-used VBIAS supply rail. Internally isolated from VBIAS

**表 6-1. Pin Functions (continued)**

PIN		I/O (INPUT DEFAULT) <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
VRESET	13	Output	One of three specialized voltages which are generated by the DLPA200. The package thermal pad is tied to this voltage level.
VRESET_SWL	12	Input	Connection point for VRESET supply switching inductor
VRESET_RAIL <sup>(1)</sup>	25, 26, 35,36, 65, 66, 75, 76	Input	The internally-used VRESET supply rail. Internally isolated from VRESET. <sup>(1)</sup>
VOFFSET	49	Output	One of three specialized voltages which are generated by the DLPA200
VOFFSET_RAIL	23, 28, 33, 38, 63, 68, 73, 78	Input	The internally used VOFFSET supply rail. Internally isolated from VOFFSET
GND	1, 7, 14, 20, 41, 46, 53, 55, 60	GND	Common ground
V5REG	47	Output	The 5-volt logic supply output
P12V	11, 48, 50	Input	The main power input to the DLPA200
NC	51, 52, 54	No Connect	No connect

(1) The exposed thermal pad is internally connected to VRESET\_RAIL.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
<b>ELECTRICAL</b>					
P12V	Load supply voltage			14	V
VRESET_SWL	Reset supply switching inductor connection point	(VRESET_SWL-VRESET_RAIL)		- 1	V
VBIAS_RAIL	Internally-used V <sub>BIAS</sub> supply rail	(VBIAS_RAIL-VRESET_RAIL)		60	V
VOFFSET_RAIL	Internally-used V <sub>OFFSET</sub> supply rail	(VOFFSET_RAIL-VRESET_RAIL)		40.5	V
V <sub>IN</sub>	Logic inputs		- 0.3	7	V
V <sub>OUT</sub>	Open drain logic outputs			7	V
<b>ENVIRONMENTAL</b>					
T <sub>J(max)</sub>	Maximum junction temperature			125	°C
T <sub>A</sub>	Operating temperature		0	75	°C
T <sub>stg</sub>	Storage temperature		- 55	150	°C

- (1) Stresses beyond those listed under [# 7.1](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [# 7.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> <sup>(1)</sup>	Electrostatic discharge	Human body model (HBM) <sup>(2)</sup>	±2000	V
		Charged device model (CDM) <sup>(3)</sup>	800	

- (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.  
(2) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.  
(3) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

at T<sub>A</sub> = 25°C, P12V = 10.8 V to 13.2 V (unless otherwise noted)<sup>(2)</sup>

<b>POWER</b>			MIN	NOM	MAX	UNIT
I <sub>P12V1</sub>	P12V supply current <sup>(1)</sup>	Global shadow at 50 kHz, OUT load = 39 Ω and 390 pF, V5REG = 30 mA, V <sub>BIAS</sub> = 26 V at 5 mA, V <sub>OFFSET</sub> = 10V at 30 mA, V <sub>RESET</sub> = - 26 V		200		mA
I <sub>P12V2</sub>		Outputs disabled and no external loads, V <sub>BIAS</sub> = 19 V, V <sub>OFFSET</sub> = 4.5 V, V <sub>RESET</sub> = - 19 V			22	mA
T <sub>JTSDR</sub>	Thermal shutdown temperature	With device temperature rising	145	160	175	°C
		Hysteresis	5	10	15	°C
	Delta between thermal shutdown and thermal warning		5	10	15	°C
T <sub>JTWR</sub>	Thermal warning temperature	With device temperature rising	125	140	155	°C
		Hysteresis	5	10	15	°C

- (1) During power up the inrush power supply current can be as high as 1 A for a momentary period of time.  
(2) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the *Recommended Operating Conditions*. No level of performance is implied when operating the device above or below the *Recommended Operating Conditions* limits.

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DLPA200	UNIT
		PFP (HTQFP)	
		80 PINS	
$R_{c-j}$	Thermal resistance, $V_{BIAS} = 26\text{ V}$ , $V_{RESET} = -26\text{ V}$ , $V_{OFFSET} = 10\text{ V}$ , Output load = 390 pF and 39R on each output, Phase by one with global mode, Channel repetition frequency = 50 kHz, Additional external loads: $I_{BIAS} = 5\text{ mA}$ , $I_{OFFSET} = 30\text{ mA}$ , $I_{SREG} = 30\text{ mA}$	3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics Application Report](#).

## 7.5 Electrical Characteristics Control Logic

$T_A = 25^\circ\text{C}$ , P12V = 10.8 V to 13.2 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IL}$	Low-level logic input voltage				0.8	V
$V_{IH}$	High-level logic input voltage		1.97			V
$I_{IH}$	High-level logic input current	$V_{IN} = 5\text{ V}$ , input with pulldown. See terminal functions table.		40	50	$\mu\text{A}$
$I_{IL}$	Low-level logic input current	$V_{IN} = 0\text{ V}$ , input with pullup. See terminal functions table.	- 50	- 40		$\mu\text{A}$
$I_{IH}$	High-level logic input leakage current	$V_{IN} = 0\text{ V}$ , input with pulldown	- 1		1	$\mu\text{A}$
$I_{IL}$	Low-level logic input leakage current	$V_{IN} = 5\text{ V}$ , input with pullup	- 1		1	$\mu\text{A}$
$V_{OL}$	Open drain logic outputs	$I = 4\text{ mA}$			0.4	V
$I_{OL}$	Logic output leakage current	$V = 3.3\text{ V}$			1	$\mu\text{A}$

## 7.6 5-V Linear Regulator

$T_A = 25^\circ\text{C}$ , P12V = 10.8 V to 13.2 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>5REG</sub>	Output voltage	Average voltage, I <sub>OUT</sub> = 4 mA to 50 mA	4.75	5	5.25	V
I <sub>IL</sub>	Output current: internal logic		4		20	mA
I <sub>IE</sub>	Output current: external circuitry		0		30	mA
I <sub>CL5</sub>	Current limit		80			mA
V <sub>UV5</sub>	Undervoltage threshold	I <sub>OUT</sub> = 50 mA	V5REG voltage increasing, P12V = 5.4 V		4.1	V
			V5REG voltage falling, P12V = 5.2 V		3.9	
V <sub>RIP</sub>	Output ripple voltage <sup>(1)</sup>				200	mVpk-pk
V <sub>OS5</sub>	Voltage overshoot at start up				2	%V5REG
t <sub>SS</sub>	Power up	Measured between 10 to 90% of V5REG			1	ms

(1) Output ripple voltage relies on suitable external components being selected and good printed circuit board layout practice.

## 7.7 Bias Voltage Boost Converter

$T_A = 25^\circ\text{C}$ , P12V = 10.8 V to 13.2 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>RL</sub>	Output current: reset outputs	Load = 400 pF, 39 $\Omega$ , repetition frequency = 50 kHz	0		18	mA
I <sub>QL</sub>	Output current: quiescent / drivers	Load = 400 pF, 39 $\Omega$ , repetition frequency = 50 kHz			3	mA
I <sub>DL</sub>	Output current: DMD load		0		5	mA
I <sub>CLFB</sub>	Current limit flag	Corresponding current on output at P12V = 10.8 V	30			mA
I <sub>CLB</sub>	Current limit	Measured on input	330	376	460	mA
V <sub>BIAS</sub>	Output voltage		25.5	26	26.5	V
V <sub>UVB</sub>	V <sub>BIAS</sub> undervoltage threshold	Bias voltage falling	50		92	%VBIAS
V <sub>UVLHI</sub>	VBIAS_LHI undervoltage threshold	VBIAS_LHI voltage increasing		8		V
		VBIAS_LHI voltage falling		6.5		V
R <sub>DS</sub>	Boost switch R <sub>DS(on)</sub>	T <sub>J</sub> = 25°C		2		$\Omega$
V <sub>RIP</sub>	Output ripple voltage <sup>(1)</sup>				200	mVpk-pk
F <sub>SW</sub>	Switching frequency		1.1	1.3	1.5	MHz
V <sub>OSB</sub>	Voltage overshoot at start up				2	%VBIAS
t <sub>SS</sub>	Power up	C <sub>OUT</sub> = 3.3 $\mu\text{F}$ , measured between 10 to 90% of target V <sub>BIAS</sub>			1	ms
t <sub>dis</sub>	Discharge current sink		400			mA

(1) Output ripple voltage relies on suitable external components being selected and good printed circuit board layout practice.



## 7.8 Reset Voltage Buck-Boost Converter

T<sub>A</sub> = 25°C, P12V = 10.8 V to 13.2 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>RL</sub>	Output current: reset outputs	Load = 400 pF, 39 Ω , repetition frequency = 50 kHz	0		18	mA
I <sub>QL</sub>	Output current: quiescent / drivers	Load = 400 pF, 39 Ω , repetition frequency = 50 kHz			3	mA
I <sub>CLFR</sub>	Current limit flag	Corresponding current on output at P12V = 10.8 V	25			mA
I <sub>CLR</sub>	Current limit	Measured on input	400		800	mA
V <sub>RESET</sub>	Output voltage		- 25.5	- 26	- 26.5	V
V <sub>UVR</sub>	Undervoltage threshold	Reset voltage falling	50		92	%V <sub>RESET</sub>
R <sub>DS</sub>	Buck-boost switch R <sub>DS(on)</sub>	T <sub>J</sub> = 25°C		8		Ω
V <sub>RIP</sub>	Output ripple voltage <sup>(1)</sup>				200	mVpk-pk
F <sub>SW</sub>	Switching frequency		1.1	1.3	1.5	MHz
V <sub>OSR</sub>	Voltage overshoot at start up				2	%V <sub>RESET</sub>
t <sub>ss</sub>	Power up	C <sub>OUT</sub> = 3.3 μF, Measured between 10 to 90% of target V <sub>RESET</sub>			1	ms
t <sub>dis</sub>	Discharge current sink		400			mA

(1) Output ripple voltage relies on suitable external components being selected and good printed circuit board layout practice.

## 7.9 V<sub>OFFSET</sub>/DMDVCC2 Regulator

T<sub>A</sub> = 25°C, P12V = 10.8 V to 13.2 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>RL</sub>	Output current: reset outputs	Load = 400 pF, 39 Ω , repetition frequency = 50 kHz	0		12.2	mA
I <sub>QL</sub>	Output current: quiescent / drivers	Load = 400 pF, 39 Ω , repetition frequency = 50 kHz			3	mA
I <sub>DL</sub>	Output current: DMDVCC2		0		30	mA
I <sub>CLO</sub>	Current limit		100			mA
V <sub>OFFSET</sub>	Output Voltage	DLP9500, DLP5500, DLP650LNIR	8.25	8.5	8.75	V
		DLP7000	7.25	7.5	7.75	
V <sub>UVO</sub>	Undervoltage threshold	V <sub>OFFSET</sub> voltage falling	50		92	%V <sub>OFFSET</sub>
V <sub>RIP</sub>	Output ripple voltage <sup>(1)</sup>				100	mVpk-pk
V <sub>OSO</sub>	Voltage overshoot at start-up				2	%V <sub>OFFSET</sub>
t <sub>ss</sub>	Power up	C <sub>OUT</sub> = 4.7 μF, Measured between 10 to 90% of target V <sub>OFFSET</sub>			1	ms
t <sub>dis</sub>	Discharge current sink		400			mA

(1) Output ripple voltage relies on suitable external components being selected and good printed circuit board layout practice.


## 7.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SERIAL COMMUNICATION PORT INTERFACE</b>						
A <sup>(1)</sup>	Setup $\overline{\text{SCPEN}}$ low to SCPCK	Reference to rising edge of SCPCK	360			ns
B <sup>(1)</sup>	Byte to byte delay	Nominally 1 SCPCK cycle, rising edge to rising edge	1.9			$\mu\text{s}$
C <sup>(1)</sup>	Setup SCPDI to $\overline{\text{SCPEN}}$ high	Last byte to secondary disable	360			ns
D <sup>(1)</sup>	SCPCK frequency <sup>(2)</sup>		0		526	kHz
	SCPCK period		1.9	2		$\mu\text{s}$
E <sup>(1)</sup>	SCPCK high or low time		300			ns
F <sup>(1)</sup>	SCPDI set-up time	Reference to falling edge of SCPCK	300			ns
G <sup>(1)</sup>	SCPDI hold time	Reference from falling edge of SCPCK	300			ns
H <sup>(1)</sup>	SCPDO propagation delay	Reference from rising edge of SCPCK			300	ns
	$\overline{\text{SCPEN}}$ , SCPCK, SCPDI, RESET filter (pulse reject)		150			ns
<b>OUTPUT MICROMIRROR CLOCKING PULSES</b>						
F <sub>PREP</sub>	Phased reset repetition frequency each output pin (non-overlapping)				50	kHz
F <sub>GREP</sub>	Global reset repetition frequency all output pins				50	kHz
I <sub>RLK</sub>	V <sub>RESET</sub> output leakage current	$\overline{\text{OE}} = 1$ , V <sub>RESET_RAIL</sub> = -28.5V		-1	-10	$\mu\text{A}$
I <sub>BLK</sub>	V <sub>BIAS</sub> output leakage current	$\overline{\text{OE}} = 1$ , V <sub>BIAS_RAIL</sub> = 28.5V		1	10	$\mu\text{A}$
I <sub>OLK</sub>	V <sub>OFFSET</sub> output leakage current	$\overline{\text{OE}} = 1$ , V <sub>OFFSET_RAIL</sub> = 10.25V		1	10	$\mu\text{A}$
<b>OUTPUT MICROMIRROR CLOCKING PULSE CONTROLS</b>						
t <sub>SPW</sub>	STROBE pulse width		10			ns
t <sub>SP</sub>	STROBE period		20			ns
t <sub>OHZ</sub>	Output time to high impedance	$\overline{\text{OE}}$ Pin = High			100	ns
t <sub>OEN</sub>	Output enable time from high impedance	$\overline{\text{OE}}$ Pin = Low			100	ns
t <sub>SUS</sub>	Set-up time	From A[3:0], MODE[1:0], and SEL[1:0] to STROBE edge	8			ns
t <sub>HOS</sub>	Hold time	From A[3:0], MODE[1:0], and SEL[1:0] to STROBE edge	8			ns
t <sub>PBR</sub>	Propagation time	From STROBE to V <sub>BIAS</sub> /V <sub>RESET</sub> edge 50% point.	80		200	ns
t <sub>PRO</sub>		From STROBE to V <sub>RESET</sub> /V <sub>OFFSET</sub> edge 50% point.	80		200	ns
t <sub>POB</sub>		From STROBE to V <sub>OFFSET</sub> /V <sub>BIAS</sub> edge 50% point.	80		200	ns
t <sub>DEL</sub>	Edge-to-edge propagation delta	Maximum difference between the slowest and fastest propagation times for any given reset output.			40	ns
t <sub>CHCH</sub>	Output channel-to-channel propagation delta	Maximum difference between the slowest and fastest propagation times for any two outputs for any given edge.			20	ns

(1) See [Figure 7-1](#)

(2) There is no minimum speed for the serial port. It can be written to statically for diagnostic purposes.



**图 7-1. Serial Interface Timing**

## 8 Detailed Description

### 8.1 Overview

Reliable function and operation of the DLPA200 requires that it be used in conjunction with the other components of a given DLP chipset. It is typical for the DMD controller to operate the DMD micromirror driver. For more information on the chipset components, see the appropriate DMD or DMD Controller Data Sheet (表 12-1).


The DLPA200 consists of three functional blocks: A High-Voltage Power Supply function, a DMD Micromirror Clock Generation function, and a Serial Communication function.

The High-Voltage Power Supply function generates three specialized voltage levels:  $V_{BIAS}$  (19 to 28 V),  $V_{RESET}$  (-19 to -28 V), and  $V_{OFFSET}$  (4.5 to 10 V).

The Micromirror Clock Generation function uses the three voltages generated by the High-Voltage Power Supply function to create the sixteen micromirror clock pluses (output the OUTx pins of the DLPA200).

The Serial Communication function allows the chipset Controller to control the generation of  $V_{BIAS}$ ,  $V_{RESET}$ , and  $V_{OFFSET}$ ; control the generation of the micromirror clock pulses; status the general operation of the DLPA200.

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 5-V Linear Regulator

The 5-V linear regulator supplies the 5-V requirement of the DLPA200 internal logic.

图 8-1 shows the block diagram of this module. The input decoupling capacitors are shared with other internal DLPA200 modules. See 节 9.1.1 for recommended component values.




图 8-1. 5-Volt Linear Regulator Block Diagram

### 8.3.2 Bias Voltage Boost Converter

The bias voltage converter is a switching supply that operates at 1.5 MHz. The bias switching device switches 180° out-of-phase with the reset switching device.

The converter supplies the internal bias voltage for the high voltage FET switches and the external  $V_{BIAS}$  for the DMD Pond of Mirrors. The  $V_{BIAS}$  voltage level can be different for different generations of DMDs. The  $V_{BIAS}$  voltage level is configured by the DLP Controller chip over the Serial Communication Port (SCP). Four control bits select the voltage level while a fifth bit is the on/off control. The module provides two status bits to indicate latched and unlatched status bits for under-voltage ( $V_{UV}$ ) and current-limit ( $C_L$ ) conditions.

图 8-2 shows the block diagram of this module. The input decoupling capacitors are shared with other internal DLPA200 modules. See 节 9.1.1 for recommended component values.




图 8-2. Bias Voltage Boost Converter Block Diagram

### 8.3.3 Reset Voltage Buck-Boost Converter

The reset voltage buck-boost converter is a switching supply that operates at 1.5 MHz. The reset switching device switches 180° out-of-phase with the bias switching device.

The converter supplies the internal reset voltage levels for the high voltage FET switches. The  $V_{\text{RESET}}$  voltage level can be different for different generations of DMDs. The  $V_{\text{RESET}}$  voltage level is configured by the DLP controller chip over the Serial Communication Port. Four control bits select the voltage level while a fifth bit is the on/off control. The module provides two status bits to indicate latched and unlatched status bits for under-voltage ( $V_{\text{UV}}$ ) and current-limit ( $C_L$ ) conditions.

图 8-3 shows the block diagram of this module. The input decoupling capacitors are shared with other internal DLPA200 modules. See 节 9.1.1 for recommended component values.




图 8-3. Reset Voltage Buck-Boost Converter Block Diagram

### 8.3.4 $V_{\text{OFFSET/DMDVCC2}}$ Regulator

The  $V_{\text{OFFSET/DMDVCC2}}$  regulator supplies the internal  $V_{\text{OFFSET}}$  voltage for the high voltage FET switches and the external DMDVCC2 for the DMD. The  $V_{\text{OFFSET}}$  voltage level can be different for different generations of DMDs. The  $V_{\text{OFFSET}}$  voltage level is configured by the DLP Controller chip over the Serial Communication Port. Four control bits select the voltage level while a fifth bit is the on/off control. The module provides 2 status bits to indicate latched and unlatched status bits for under-voltage ( $V_{\text{UV}}$ ) and current-limit ( $C_L$ ) conditions.

图 8-4 shows the block diagram of this module. The input decoupling capacitors are shared with other DLPA200 modules. See 节 9.1.1 for recommended component values.




图 8-4. Offset Voltage Boost Converter Block Diagram

### 8.3.5 Serial Communications Port (SCP)

The SCP is a full duplex, synchronous, character-oriented (byte) port that allows exchange of data between the primary ASIC or FPGA, and one or more secondary DLPA200s (and/or other DLP devices).

**表 8-1. Serial Communications Port Signal Definitions**

SIGNAL	I/O	FROM/TO	TYPE	DESCRIPTION
SCPCK	I	SCP bus primary to secondary	LVTTTL compatible	SCP bus serial transfer clock. The host processor (primary) generates this clock.
$\overline{\text{SCPEN}}$	I	SCP bus primary to secondary	LVTTTL compatible	SCP bus access enable (low true). When high, secondary will reset to idle state, and SCPDO output will tri-state. Pulling $\overline{\text{SCPEN}}$ low initiates a read or write access. $\overline{\text{SCPEN}}$ must remain low for an entire read/write access, and must be pulled high after the last data cycle. To abort a read or write cycle, pull $\overline{\text{SCPEN}}$ high at any point.
SCPD <sub>I</sub>	I	SCP bus primary to secondary	LVTTTL compatible	SCP bus serial data input. Data bits are valid and must be clocked in on the falling edge of SCPCK.
SCPD <sub>O</sub>	O	SCP bus secondary to primary	LVTTTL, open drain w/tri-state	SCP bus serial data output. Data bits must clocked out on the rising edge of SCPCK. A 1-k $\Omega$ pullup resistor to the 3.3 volt ASIC supply is required.
$\overline{\text{IRQ}}$	O	SCP bus secondary to primary	LVTTTL, open drain	Not part of the SCP bus definition. Asynchronous interrupt signal from secondary to request service from primary. A 1-k $\Omega$ pullup resistor to the 3.3-V ASIC supply is required.

## 9 Application and Implementation

### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 Component Selection Guidelines

表 9-1. 5-V Regulator

COMPONENT	VALUE	TYPE OR PART NUMBER	CONNECTION 1	CONNECTION 2
P12V filter capacitor	10 to 33 $\mu$ F, 20 VDC, 1 $\Omega$ max ESR	Tantalum or ceramic	Positive Terminal: P12V, pin 11 (locate near pin 11)	Negative Terminal: Ground
P12V bypass capacitor	0.1 $\mu$ F, 50 VDC, 0.1 $\Omega$ max ESR	Ceramic	P12V, pin 11 (locate near pin 11)	Ground
V5REG filter capacitor	0.1 <sup>(1)</sup> to 1.0 $\mu$ F, 10 VDC, 2.5 $\Omega$ max ESR	Tantalum or ceramic	Positive Terminal: V5REG, pin 47 (locate near pin 47)	Negative Terminal: Ground
V5REG bypass capacitor	0.1 $\mu$ F <sup>(1)</sup> , 16 VDC, 0.1 $\Omega$ max ESR	Ceramic	V5REG, pin 47 (locate near pin 47)	Ground

(1) To ensure stability of the linear regulator, use a capacitance with a value not less than 0.1  $\mu$ F.

表 9-2. Bias Voltage Boost Converter

COMPONENT	VALUE	TYPE OR PART NUMBER	CONNECTION 1	CONNECTION 2
LHI filter capacitor	10 $\mu$ F, 20 VDC, 1- $\Omega$ max ESR	Tantalum or ceramic	Positive Terminal: VBIAS_LHI, pin 10 (locate near pin 10)	Negative Terminal: Ground
LHI bypass capacitor	0.1 $\mu$ F, 50 VDC, 0.1- $\Omega$ max ESR	Ceramic	VBIAS_LHI, pin 10 (locate near pin 10)	Ground
VBIAS filter capacitor	1 to 10 $\mu$ F, 35 VDC, 1- $\Omega$ max ESR; (3.3 $\mu$ F nominal value)	Tantalum or ceramic	Positive Terminal: VBIAS, pin 9 (locate near pin 9)	Negative Terminal: Ground
VBIAS bypass capacitor	0.1 $\mu$ F, 50 VDC, 0.1- $\Omega$ max ESR	Ceramic	VBIAS, pin 9 (locate near pin 9)	Ground
VBIAS_RAIL bypass capacitors (2 required)	0.1 $\mu$ F, 50 VDC, 0.1 $\Omega$ max ESR	Ceramic	VBIAS_RAIL, pins 30 and 71 (locate near pins 30 and 71)	Ground
Resistor jumper (optional)	0- $\Omega$ normally (1- $\Omega$ for testing <sup>(1)</sup> )		VBIAS, pin 9	VBIAS_RAIL, pins 21 or 80
Inductor	22 $\mu$ H, 0.5 A, 160 m $\Omega$ ESR	Coil Craft DT1608C-223 (or equivalent)	VBIAS_LHI, pin 10	VBIAS_SWL, pin 8
Schottky diode	0.5 A, 40 V (minimum)	OnSemi MBR0540T1G or STMicroelectronics STPS0540Z, STPS0560Z (or equivalent)	Anode: VBIAS_SWL, pin 8	Cathode: VBIAS, pin 9

(1) Allows for VBIAS current measurement.



表 9-3. Reset Voltage Boost Converter

COMPONENT	VALUE	TYPE OR PART NUMBER	CONNECTION 1	CONNECTION 2
VRESET filter capacitor	1 to 10 $\mu$ F, 35 VDC, 1 $\Omega$ max ESR; (3.3 $\mu$ F nominal value)	Tantalum or ceramic	Negative Terminal: VRESET, pin 13 (locate near pin 13)	Positive Terminal: Ground
VRESET bypass capacitor	0.1 $\mu$ F, 50 VDC, 0.1 $\Omega$ max ESR	Ceramic	VRESET, pin 13 (locate near pin 13)	Ground
VRESET_RAIL bypass capacitors (2 required)	0.1 $\mu$ F, 50 VDC, 0.1 $\Omega$ max ESR	Ceramic	VRESET_RAIL, pins 35 and 66 (locate near pins 35 and 66)	Ground
Resistor jumper (optional)	0- $\Omega$ normally (1 $\Omega$ for testing <sup>(1)</sup> )		VRESET, pin 13	VRESET_RAIL, pins 25 or 76
Inductor	22 $\mu$ H, 0.5A, 160 m $\Omega$	Coil Craft DT1608C-223 (or equivalent)	VRESET_SWL, pin 12	Ground
Schottky diode	0.5 A (minimum), 60 V	STMicroelectronics STPS0560Z or Infineon/ International Rectifier 10MQ060N (or equivalent)	Cathode: VRESET_SWL, pin 12	Anode: VRESET, pin 13

(1) Allows for VRESET current measurement.

表 9-4. Offset Voltage Regulator

COMPONENT	VALUE	TYPE OR PART NUMBER	CONNECTION 1	CONNECTION 2
VOFFSET/VCC2 filter capacitors (2 required)	1 <sup>(1)</sup> to 4.7 <sup>(2)</sup> $\mu$ F, 35 VDC, 1 $\Omega$ max ESR	Tantalum or ceramic	Positive Terminal: VOFFSET, pin 49 (1st Cap near pin 49) Positive Terminal: DMDVCC2 pins (2nd Cap at DMD)	Negative Terminal: Ground at DLPA200 Negative Terminal: VSS (Ground) at DMD
VOFFSET/VCC2 bypass capacitors (5 required)	0.1 $\mu$ F, 50 VDC, 0.1 $\Omega$ max ESR	Ceramic	VOFFSET, pin 49 (locate 1 near pin 49) DMD DMDVCC2 pins (locate 4 near DMD pins)	Ground at DLPA200 Ground at DMD
VOFFSET_RAIL bypass capacitor (2 required)	0.1 $\mu$ F, 50 VDC, 0.1 $\Omega$ max ESR	Ceramic	VOFFSET_RAIL, pins 28 and 73 (locate near pins 28 and 73)	Ground
Resistor jumper (optional)	0- $\Omega$ normal (1 $\Omega$ for testing <sup>(3)</sup> )		VOFFSET, pin 49	VOFFSET_RAIL, pins 38 or 63
Resistor jumper (optional)	0-ohm normal (1 $\Omega$ for testing <sup>(4)</sup> )		VOFFSET, pin 49	DMDVCC2 pins

(1) To ensure stability of the linear regulator, the absolute minimum output capacitance must not be less than 1.0  $\mu$ F.

(2) Recommended value is 3.3  $\mu$ F each. Different values are acceptable, provided that the sum of the two is 6.8  $\mu$ F maximum.

(3) Allows for V<sub>OFFSET</sub> current measurement

(4) Allows for DMDVCC2 current measurement

表 9-5. Pullup Resistors

COMPONENT	VALUE (k $\Omega$ )	TYPE OR PART NUMBER	CONNECTION 1	CONNECTION 2
Resistor	1		SCPDO, pin 42	Chipset controller 3.3-V V <sub>DD</sub>
Resistor	1		$\overline{IRQ}$ , pin 43	Chipset Controller 3.3-V V <sub>DD</sub>
Resistor (optional)	1		$\overline{OE}$ , pin 6	Chipset Controller 3.3-V V <sub>DD</sub>

## 10 Power Supply Recommendations

### 10.1 Power Supply Rail Guidelines

表 9-1 through 表 9-5 provides discrete component selection guidelines.

- Ensure that the P12V filter and bypass capacitors are distributed and connected to pin 11 and pin 48 and pin 50. Place these capacitors as close to their respective pins as possible and if necessary, place on the bottom layer.
- The V5REG filter and bypass capacitors must be placed near and connected to pin 47.
- It is best to route the VBIAS\_RAIL etch runs in the following order: pin 40, pin 31, pin 30, pin 21, pin 80, pin 71, pin 70, and pin 61. Ensure that the etch runs are short and direct as they must carry 35 ns current spikes of up to 0.64 A (peak). Locate the bypass capacitors near and connected to pin 30 and pin 71 to provide bypassing on both sides.
- The VBIAS\_LHI filter and bypass capacitors must be placed near and connected to pin 10.
- The VBIAS filter and bypass capacitors must be placed near and connected to pin 9.
- VBIAS pin 9 must also be connected (optionally with a 0-ohm resistor) to VBIAS\_RAIL at or between pins 21 and 80.
- Route the VRESET\_RAIL etch runs in the following order: pin 36, pin 35, pin 26, pin 25, pin 76, pin 75, pin 66, and pin 65. Ensure the etch runs are short and direct as they must carry 35 ns current spikes of up to 0.64 A (peak). Bypass capacitors must be placed near and connected to pins 35 and 66 to provide bypassing on both sides.
- The VRESET filter and bypass capacitors must be located near and connected to pin 13. VRESET pin 13 must also be connected (optionally with a 0-Ω resistor) to VRESET\_RAIL at or between pin 25 and pin 76.
- Route the VOFFSET\_RAIL etch runs in the following order: pin 23, pin 28, pin 33, pin 38, pin 63, pin 68, pin 73, and pin 78. Ensure the etch runs are short and direct as they must carry 35 ns current spikes of up to 0.64 A (peak). Place the bypass capacitors near and connected to pin 28 and pin 73 to provide bypassing on both sides.
- The VOFFSET filter and bypass capacitors must be placed near and connected to pin 49.
- VOFFSET pin 49 must also be connected (optionally with a 0-Ω resistor) to VOFFSET\_RAIL at or between pin 38 and pin 63.

---

#### 备注

Aluminum electrolytic capacitors may not be suitable for the DLPA200 application. At the switching frequencies used in the DLPA200 (up to 1.5 MHz), aluminum electrolytic capacitors drop significantly in capacitance and increase in ESR resulting in voltage spikes on the power supply rails, which could cause the device to shut down or perform in an unreliable manner.

---

## 11 Layout

### 11.1 Layout Guidelines

#### CAUTION

Board layout and routing guidelines must be followed explicitly and all external components used must be in the range of values and of the quality recommended for proper operation of the DLPA200.

#### CAUTION

Thermal pads must be tied to VRESET\_RAIL. Do not connect to ground.

Provide suitable Kelvin connections for the switching regulator feedback pins: V<sub>BIAS</sub> (pin 9) and V<sub>RESET</sub> (pin 13).

Make the PCB traces that connect the switching devices: V<sub>BIAS\_SWL</sub> (pin 8) and V<sub>RESET\_SWL</sub> (pin 12) as short and wide as possible to minimize leakage inductances. Make the PCB traces that connect the switching converter components (inductors, flywheel diodes and filtering capacitors) as short and wide as possible. Ensure that the electrical loops that these components form are as small and compact as possible, with the ground referenced components forming a star connection.

Due to the fast switching transitions appearing on the sixteen reset OUTx pins, it is recommended to keep these traces as short as possible. Also, to minimize potential cross-talk between outputs, it is advisable to maintain as much clearance between each of the output traces.

#### 11.1.1 Grounding Guidelines

Ensure that the PWB has an internal ground plane that extends under the DLPA200. All nine ground pins (1, 7, 14, 20, 41, 46, 53, 55, and 60) must be connected to the ground plane using the shortest possible runs and vias. All filter and bypass capacitors must be placed near the pin being filtered or bypassed for the shortest possible runs to the part and to the ground plane.

### 11.2 Thermal Considerations

Thermally bond or solder the DLPA200 package to an external thermal pad on the PWB surface. The recommended dimensions of the thermal pad are 10 mm × 10 mm centered under the device. The metal bottom of the package is tied internally to the substrate at the VRESET\_RAIL voltage level. Therefore, the thermal pad on the board must be isolated from any other extraneous circuit or ground and no circuit vias are allowed inside the pad area. Thermal pads are required on both sides of the PWB. Connect the thermal pads together through an array of 5 × 5 thermal vias, 0.5 mm in diameter.

**Thermal pads and the thermal vias are connected to VRESET\_RAIL and must be isolated from ground, or any other circuit.**

Locate an internal P12V plane directly underneath the top layer and have an isolated area under the DLPA200. This isolated area must be a minimum of 20 cm<sup>2</sup> and connect to the thermal pad of the DLPA200 through the thermal vias. The potential of the isolated area will also be at VRESET\_RAIL. The internal ground plane must extend under the DLPA200 to help carry the heat away. Please refer to the PowerPAD Thermally Enhanced Package application report ([SLMA002](#)) for details on thermally efficient package design considerations.

Be careful to place the DLPA200 device away from local PWB hotspots. Heat generated from adjacent components may impact the DLPA200 thermal characteristics.

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 Device Nomenclature

The device marking consists of the fields shown in [图 12-1](#).




图 12-1. Device Marking (Device Top View)

DLPA200PFP is functionally equivalent to 2506593-0005N.

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

表 12-1. Links to Related Documentation

Document	TI Literature Number
PowerPAD™ Thermally Enhanced Package Application Report	<a href="#">SLMA002</a>

### 12.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DLPA200PFP	ACTIVE	HTQFP	PFP	80	5	TBD	Call TI	Call TI	0 to 75		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# MECHANICAL DATA

PFP (S-PQFP-G80)

PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.

## THERMAL PAD MECHANICAL DATA

PFP (S-PQFP-G80)


PowerPAD™ PLASTIC QUAD FLATPACK

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



4206327-3/P 05/14

NOTE: A. All linear dimensions are in millimeters


PowerPAD is a trademark of Texas Instruments



# LAND PATTERN DATA

PFP (S-PQFP-G80)

PowerPAD™ PLASTIC QUAD FLATPACK



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- PowerPAD is a trademark of Texas Instruments.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司