

CC2651R3SIPA ZHCSQS1B - FEBRUARY 2022 - REVISED AUGUST 2023

# CC2651R3SIPA 具有集成天线和 352KB 内存的 SimpleLink<sup>™</sup> 多协议 2.4GHz 无线 系统级封装模块

# 1 特性

# 无线微控制器

- 功能强大的 48MHz Arm® Cortex®-M4 处理器
- 352KB 闪存程序存储器
- 32KB 超低泄漏 SRAM
- 8KB 缓存 SRAM (也可作为通用 RAM 提供)
- 可编程无线电包括对 2-(G)FSK、4-(G)FSK、
   MSK、低功耗 *Bluetooth*® 5.2、IEEE 802.15.4
   PHY 和 MAC 的支持
- 支持无线升级 (OTA)

# 低功耗

- MCU 功耗:
  - 3.60mA 有源模式,CoreMark
  - 61 µ A/MHz (运行 CoreMark 时)
  - 0.8 µ A 待机模式, RTC, 32KB RAM
  - 0.1 µA关断模式,引脚唤醒
- 无线电功耗:
  - RX : 6.8mA
  - TX:7.1mA(在0dBm条件下)
  - TX:9.6mA(在+5dBm条件下)

# 无线协议支持

- Zigbee®
- 低功耗 Bluetooth® 5.2
- SimpleLink™ TI 15.4-stack
- 专有系统

# 高性能无线电

- -104dBm (在 125kbps 低功耗 Bluetooth®下)
- 高达 +5dBm 的输出功率,具有温度补偿

# 法规遵从性

- 经过监管认证,满足全球无线电频率要求:
  - ETSI RED (欧洲)/RER (英国)
  - ISED (加拿大)
  - FCC (美国)

# MCU 外设

- 数字外设可连接至任何 GPIO
- 四个 32 位或八个 16 位通用计时器
- 12 位 ADC、200ksps、8 通道
- 8 位 DAC
- 两个比较器
- 可编程电流源
- UART、SSI、I<sup>2</sup>C、I<sup>2</sup>S

- 实时时钟 (RTC)
- 集成温度和电池监控器

# 安全驱动工具

- AES 128 位加密加速计
- 真随机数发生器 (TRNG)
- 软件开发套件 (SDK) 中提供了其他加密驱动器

# 开发工具和软件

- LP-CC2651R3SIPA 开发套件
- SimpleLink™ CC13xx 和 CC26xx 软件开发套件 (SDK)
- 用于简单无线电配置的 SmartRF™ Studio
- SysConfig 系统配置工具

# 工作温度范围

- 片上降压直流/直流转换器
- 1.8V 至 3.8V 单电源电压
- T<sub>j</sub>:-40°C 至 +105°C

# 封装

- 7mm × 7mm MOU(32 个 GPIO)
- 符合 RoHS 标准的封装



# 2 应用

- 2400MHz 至 2480MHz ISM 和 SRD 系统 <sup>1</sup>
- 楼宇自动化
  - 楼宇安防系统 运动检测器、电子智能锁、门 窗传感器、车库门系统、网关
  - HVAC 恒温器、无线环境传感器、HVAC 系 统控制器、网关
  - 防火安全系统 烟雾和热量探测器、火警控制 面板 (FACP)
  - 视频监控 IP 网络摄像头
  - 升降机和自动扶梯 升降机和自动扶梯的电梯 主控板
- 工业运输 资产跟踪

- 工厂自动化和控制
- 医疗
- 电子销售终端 (EPOS) 电子货架标签 (ESL)
- 通信设备
  - 有线网络 无线 LAN 或 Wi-Fi 接入点、边缘路 由器、小型企业路由器
- 个人电子产品
  - 便携式电子产品 射频智能遥控器
  - 家庭影院和娱乐 智能扬声器、智能显示器、 机顶盒
  - 联网外设 消费类无线模块、指点设备、键盘
  - 游戏 电子玩具和机器人玩具
  - 可穿戴设备(非医用)- 智能追踪器、智能服装

# 3 说明

SimpleLink™ CC2651R3SIPA 器件是一款多协议 2.4GHz 无线微控制器 (MCU),支持以下协议: Zigbee®、低功 耗 Bluetooth® 5.2、IEEE 802.15.4g 和 TI 15.4-Stack (2.4GHz)。CC2651R3SIPA 基于 Arm® Cortex® M4 主处 理器,针对电网基础设施、楼宇自动化、零售自动化、个人电子产品和医疗应用中的低功耗无线通信和高级传感 功能进行了优化。

CC2651R3SIPA 是一款超紧凑型 2.4GHz 7mm x 7mm 的认证无线模块,具有集成天线、直流/直流元件、平衡-非平衡变压器和高频晶体振荡器。

CC2651R3SIPA 具有由 Arm® Cortex® M0 驱动的软件定义无线电,支持多个物理层和射频标准。该器件支持在 2360MHz 至 2500MHz 频带内运行。CC2651R3SIPA 在 2.4GHz 频带中支持 +5dBm (9.6mA) 的 TX 功率。 CC2651R3SIPA 接收灵敏度为 -104dBm (对于 125kbps 的低功耗 Bluetooth® 编码 PHY)。

在采用 RTC 并保持 32KB RAM 时, CC2651R3SIPA 具有 0.9 µ A 的低待机电流。

TI 制定了产品生命周期政策, 对产品的寿命和供货连续性作出承诺。

CC2651R3SIPA 器件是 SimpleLink<sup>™</sup> MCU 平台的一部分,该平台包括 Wi-Fi®、低功耗 Bluetooth®、Thread、 Zigbee、Wi-SUN®、Amazon Sidewalk、mioty、Sub-1GHz MCU 和主机 MCU。CC2651R3SIPA 是可扩展产品 组合的一部分,具有 32KB 至 704KB 大小的闪存和引脚对引脚兼容的封装选项。通用 SimpleLink<sup>™</sup> CC13xx 和 CC26xx 软件开发套件 (SDK) 及 SysConfig 系统配置工具支持产品系列中各器件之间的迁移。SDK 随附了丰富的 软件栈、应用示例和 SimpleLink<sup>™</sup> Academy 培训课程。如需了解更多相关信息,请访问无线连接。

	奋件信息	
器件型号 <sup>(1)</sup>	封装	封装尺寸(标称值)
CC2651R3SIPAT0MOUR	QFM (59)	7.00mm × 7.00mm

四体合白

(1) 如需所有可用器件的最新器件、封装和订购信息,请参阅节 13 中的"封装选项附录"或访问 TI 网站。

1 请参阅 射频内核 获取有关支持的协议标准、调制格式和数据速率的更多详细信息。



# 4 功能方框图

图 4-1 展示了 CC2651R3SIPA 模块的功能方框图。





图 4-1. CC2651R3SIPA 方框图



#### 图 4-2 展示了 CC2651R3SIPA 硬件概览。



#### 图 4-2. CC2651R3SIPA 硬件预览



# **Table of Contents**

1	特性	. 1
2	应用	2
3	说明	2
4	功能方框图	.3
5	Revision History	. 5
	Device Comparison	
7	Terminal Configuration and Functions	
	7.1 Pin Diagram	
	7.2 Signal Descriptions - SIPA Package	
	7.3 Connections for Unused Pins and Modules	
8	Specifications	
	8.1 Absolute Maximum Ratings	
	8.2 ESD Ratings	
	8.3 Recommended Operating Conditions	
	8.4 Power Supply and Modules	
	8.5 Power Consumption - Power Modes	
	8.6 Power Consumption - Radio Modes	
	8.7 Nonvolatile (Flash) Memory Characteristics	
	8.8 Thermal Resistance Characteristics	
	8.10 Antenna Characteristics	
	8.11 Bluetooth Low Energy - Receive (RX)	
	8.12 Bluetooth Low Energy - Transmit (TX)	
	8.13 Zigbee - IEEE 802.15.4-2006 2.4 GHz	
	(OQPSK DSSS1:8, 250 kbps) - RX	19
	8.14 Zigbee - IEEE 802.15.4-2006 2.4 GHz	
	(OQPSK DSSS1:8, 250 kbps) - TX	20
	8.15 Timing and Switching Characteristics	
	8.16 Peripheral Characteristics	
	8.17 Typical Characteristics	
9	Detailed Description	
	9.1 Overview	
	9.2 System CPU	
	9.3 Radio (RF Core)	
	9.4 Memory	
	9.5 Cryptography	
	9.6 Timers	+3

9.7 Serial Peripherals and I/O	44
9.8 Battery and Temperature Monitor	44
9.9 µDMA	44
9.10 Debug	44
9.11 Power Management	45
9.12 Clock Systems	46
9.13 Network Processor	
9.14 Device Certification and Qualification	47
9.15 Module Markings	
9.16 End Product Labeling	<mark>50</mark>
9.17 Manual Information to the End User	
10 Application, Implementation, and Layout	
10.1 Typical Application Circuit	
10.2 Alternate Application Circuit	
10.3 Device Connections	
10.4 PCB Layout Guidelines	
10.5 Reference Designs	
10.6 Junction Temperature Calculation	63
11 Environmental Requirements and SMT	
Specifications	64
11.1 PCB Bending	<mark>64</mark>
11.2 Handling Environment	64 64
11.2 Handling Environment 11.3 Storage Condition	64 64 64
11.2 Handling Environment 11.3 Storage Condition 11.4 PCB Assembly Guide	64 64 64
<ul><li>11.2 Handling Environment</li><li>11.3 Storage Condition</li><li>11.4 PCB Assembly Guide</li><li>11.5 Baking Conditions</li></ul>	64 64 64 65
<ul> <li>11.2 Handling Environment</li> <li>11.3 Storage Condition</li> <li>11.4 PCB Assembly Guide</li> <li>11.5 Baking Conditions</li> <li>11.6 Soldering and Reflow Condition</li> </ul>	64 64 64 65 66
<ul> <li>11.2 Handling Environment</li> <li>11.3 Storage Condition</li> <li>11.4 PCB Assembly Guide</li> <li>11.5 Baking Conditions</li></ul>	64 64 64 65 66 67
<ul> <li>11.2 Handling Environment</li></ul>	64 64 64 65 66 67 67
<ul> <li>11.2 Handling Environment</li></ul>	64 64 64 65 66 67 67 67
<ul> <li>11.2 Handling Environment.</li> <li>11.3 Storage Condition.</li> <li>11.4 PCB Assembly Guide.</li> <li>11.5 Baking Conditions.</li> <li>11.6 Soldering and Reflow Condition.</li> <li>12 Device and Documentation Support.</li> <li>12.1 Device Nomenclature.</li> <li>12.2 Tools and Software.</li> <li>12.3 Documentation Support.</li> </ul>	64 64 64 65 65 67 67 67 67 70
<ul> <li>11.2 Handling Environment</li></ul>	64 64 64 65 67 67 67 67 70 70
<ul> <li>11.2 Handling Environment</li></ul>	64 64 65 66 67 67 67 70 70 70
<ul> <li>11.2 Handling Environment</li></ul>	64 64 65 65 67 67 67 70 70 70 71
<ul> <li>11.2 Handling Environment</li></ul>	64 64 65 65 67 67 67 70 70 70 71
<ul> <li>11.2 Handling Environment</li></ul>	64 64 65 66 67 67 67 70 70 70 71 71

**5 Revision History** 注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision A (June 2022) to Revision B (August 2023)	Page
•	Added RER (UK) to module comparison table	6
•	Corrected pin diagram to properly represent Top View	7
	Added 节 8.10; Antenna Characteristics, to 节 8	
•	List of certifications updated to include RER (UK)	
•	FCC ID corrected to ZAT-2651R3SIPA.	
•	Added Korea, Japan, and Taiwan certifications	47
•	Added MIC (Japan) certification section	
•	Added Korea certification section	
•	Added NCC (Taiwan) certification section	
	Module layout guidelines updated	



# 6 Device Comparison

				RAI	DIO SU	IPPOF	RT							P/	ACKA	GE SI	ZE
Device	Sub-1 GHz Prop.	2.4 GHz Prop.	Wireless M-Bus	Wi-SUN®	Sidewalk	Bluetooth® LE	ZigBee	Thread	Multiprotocol	+20 dBm PA	FLASH (KB)	RAM + Cache (KB)	GPIO	4 x 4 mm VQFN (32)	5 x 5 mm VQFN (32)	5 x 5 mm VQFN (40)	7 x 7 mm VQFN (48)
CC1310	Х		X								32-128	16-20 + 8	10-30	Х	X		Х
CC1311R3	Х		Х								352	32 + 8	22-30			X	Х
CC1311P3	Х		X							X	352	32 + 8	26				Х
CC1312R	Х		X	Х							352	80 + 8	30				Х
CC1312R7	Х		X	Х	X				Х		704	144 + 8	30				Х
CC1352R	Х	Х	X	Х		X	X	Х	Х		352	80 + 8	28				Х
CC1352P	Х	Х	X	Х		Х	X	Х	Х	X	352	80 + 8	26				Х
CC1352P7	Х	Х	X	Х	Х	Х	Х	Х	Х	X	704	144 + 8	26				Х
CC2640R2F						X					128	20 + 8	10-31	Х	X		Х
CC2642R						Х					352	80 + 8	31				Х
CC2642R-Q1						X					352	80 + 8	31				Х
CC2651R3		Х				X	X				352	32 + 8	23-31			X	Х
CC2651P3		Х				X	X			X	352	32 + 8	22-26			X	Х
CC2652R		Х				X	Х	Х	Х		352	80 + 8	31				Х
CC2652RB		Х				X	Х	Х	Х		352	80 + 8	31				Х
CC2652R7		Х				X	X	Х	Х		704	144 + 8	31				Х
CC2652P		Х				X	X	Х	Х	X	352	80 + 8	26				Х
CC2652P7		Х				X	X	Х	X	X	704	144 + 8	26				Х

	ANT	ENNA	RADIO	SUPP	ORT		CE	RTIFIC	CATIO	NS					PAC	<b>KAGE</b>	SIZE
Module	External	Integrated	Bluetooth® LE	ZigBee	+10 dBm PA	FCC/IC	CE	RER (UK)	Japan	Korea	Taiwan	FLASH (KB)	RAM + Cache (KB)	GPIO	7 × 7 QFM (73)	7 x 7 QFM (59)	16.9 x 11.0 QFM (29)
CC2650MODA		Х	X	Х		Х	Х		Х			128	20+8	15			Х
CC2651R3SIPA	Х	Х	Х	Х		Х	Х	Х	Х	Х	Х	352	32 + 8	32		Х	
CC2652RSIP	Х		Х	Х		Х	Х	Х				352	80 + 8	32	Х		
CC2652PSIP	Х		Х	Х	Х	Х	Х	Х				352	80 + 8	30	Х		



# **7 Terminal Configuration and Functions**

# 7.1 Pin Diagram




图 7-1. MOU (7-mm × 7-mm) Pinout, 0.5-mm Pitch (Top View)

The following I/O pins marked in 图 7-1 in **bold** have high-drive capabilities:

- Pin 25, JTAG\_TMSC
- Pin 27, DIO\_16
- Pin 28, DIO\_17
- Pin 46, DIO\_5
- Pin 47, DIO\_6
- Pin 48, DIO\_7

The following I/O pins marked in **17-1** in *italics* have analog capabilities:

- Pin 1, DIO\_26
- Pin 2, DIO\_27
- Pin 3, DIO\_28
- Pin 7, DIO\_29
- Pin 8, DIO\_30
- Pin 35, DIO\_23
- Pin 36, DIO\_24

Copyright © 2023 Texas Instruments Incorporated

CC2651R3SIPA ZHCSQS1B - FEBRUARY 2022 - REVISED AUGUST 2023



• Pin 39, DIO\_25

# 7.2 Signal Descriptions - SIPA Package

表 7-1. Signal Descriptions - SIPA Package	е
---	---

PIN	1	1/0	тург	
NAME	NO.	I/O	TYPE	DESCRIPTION
ANT_GND	16	_	_	Antenna GND
DIO_0	41	I/O	Digital	GPIO
DIO_1	42	I/O	Digital	GPIO
DIO_10	19	I/O	Digital	GPIO
DIO_11	20	I/O	Digital	GPIO
DIO_12	21	I/O	Digital	GPIO
DIO_13	22	I/O	Digital	GPIO
DIO_14	23	I/O	Digital	GPIO
DIO_15	24	I/O	Digital	GPIO
DIO_16	27	I/O	Digital	GPIO, JTAG_TDO, high-drive capability
DIO_17	28	I/O	Digital	GPIO, JTAG_TDI, high-drive capability
DIO_18	30	I/O	Digital	GPIO
DIO_19	31	I/O	Digital	GPIO
DIO_2	43	I/O	Digital	GPIO
DIO_20	32	I/O	Digital	GPIO
DIO_21	33	I/O	Digital	GPIO
DIO_22	34	I/O	Digital	GPIO
DIO_23	35	I/O	Digital or Analog	GPIO, analog capability
DIO_24	36	I/O	Digital or Analog	GPIO, analog capability
DIO_25	39	I/O	Digital or Analog	GPIO, analog capability
DIO_26	1	I/O	Digital or Analog	GPIO, analog capability
DIO_27	2	I/O	Digital or Analog	GPIO, analog capability
DIO_28	3	I/O	Digital or Analog	GPIO, analog capability
DIO_29	7	I/O	Digital or Analog	GPIO, analog capability
DIO_3	44	I/O	Digital	GPIO
DIO_30	8	I/O	Digital or Analog	GPIO, analog capability
DIO_31 <sup>(1)</sup>	29	I/O	Digital	Supports only peripheral functionality. Does not support general purpose I/O functionality.
DIO_4	45	I/O	Digital	GPIO
DIO_5	46	I/O	Digital	GPIO, high-drive capability
DIO_6	47	I/O	Digital	GPIO, high-drive capability
DIO_7	48	I/O	Digital	GPIO, high-drive capability
DIO_8	49	I/O	Digital	GPIO
DIO_9	50	I/O	Digital	GPIO
GND	5	—	_	GND
GND	6	_	_	GND
GND	11	_	_	GND
GND	12	_	_	GND
GND	13	_	_	GND
GND	18	_	_	GND
GND	40	_	_	GND
GND	51-59	_	_	GND
INT_ANT	15		RF	RF connection to integral PCB antenna



# 表 7-1. Signal Descriptions - SIPA Package (continued)

PIN		I/O	ТҮРЕ	DESCRIPTION			
NAME	NO.	1/0	1175	DESCRIPTION			
JTAG_TCKC	26	I/O	Digital	JTAG_TCKC			
JTAG_TMSC	25	I/O	Digital	JTAG_TMSC, high-drive capability			
NC	17	_		No Connect			
RESET_N	4	I	Digital	Reset, active low. Internal pullup resistor to VDDS_PU			
RF	14	_	RF	50 ohm RF port			
VDDS	37	I/O	Digital	1.8-V to 3.8-V main SIP supply			
VDSS_PU	38		Power	Power to reset internal pullup resistor			
X32K_Q1	10		_	32-kHz crystal oscillator pin 1			
X32K_Q2	9		—	32-kHz crystal oscillator pin 2			

(1) PORT\_ID = 0x00 is not supported. See the SimpleLink<sup>™</sup> CC13x1x3, CC26x1x3 Wireless MCU Technical Reference Manual for further details.

# 7.3 Connections for Unused Pins and Modules

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE <sup>(1)</sup>	PREFERRED PRACTICE <sup>(1)</sup>	
GPIO	DIO_n	1-3 7-8 19-24 27-36 39 41-50	NC or GND	NC	
32.768-kHz crystal	X32K_Q2	9	– NC	NC	
	X32K_Q1	10			
No Connects	NC	17	NC	NC	

#### 表 7-2. Connections for Unused Pins - SIPA Package

(1) NC = No connect



# 8 Specifications

#### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

			MIN	-0.3         4.           -0.3         VDDS + 0.3, max 4.           -0.3         VDDR + 0.3, max 2.25           -0.3         VDDR           -0.3         VDDS           -0.3         VDDS           -0.3         VDDS           -0.3         VDDS           -0.3         1.43           -0.3         VDDS / 2.5	UNIT
VDDS <sup>(3)</sup>	Supply voltage		- 0.3	4.1	V
	Voltage on any digital pir	ŋ(4) (5)	- 0.3	VDDS + 0.3, max 4.1	V
	Voltage on crystal oscilla	oscillator pins, X32K_Q1, X32K_Q2           Voltage scaling enabled           voltage scaling disabled, internal reference           Voltage scaling disabled, VDDS as reference	- 0.3	VDDR + 0.3, max 2.25	V
		Voltage scaling enabled	- 0.3	VDDS	
V <sub>in</sub>	Voltage on ADC input	Voltage scaling disabled, internal reference	- 0.3	1.49	V
		Voltage scaling disabled, VDDS as reference	- 0.3	VDDS / 2.9	
	Input level, RF pin			5	dBm
T <sub>stg</sub>	Storage temperature		- 40	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to ground, unless otherwise noted.

(3) VDDS\_DCDC, VDDS2 and VDDS3 must be at the same potential as VDDS.

(4) Including analog capable DIOs.

(5) Injection current is not supported on any GPIO pin

#### 8.2 ESD Ratings

				VALUE	UNIT
Veee	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins	±2000	V
VESD	Liech Ostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	All pins	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process

#### 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Operating ambient temperature <sup>(1)</sup>	- 40	105	°C
Operating supply voltage (VDDS)	1.8	3.8	V
Rising supply voltage slew rate	0	100	mV/µs
Falling supply voltage slew rate	0	20	mV/µs

(1) For thermal resistance characteristics refer to  $\ddagger 8.8$ .

#### 8.4 Power Supply and Modules

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
VDDS Power-on-Reset (POR) threshold		1.	1 - 1.55		V
VDDS Brown-out Detector (BOD)	Rising threshold		1.77		V
VDDS Brown-out Detector (BOD), before initial boot <sup>(1)</sup>	Rising threshold		1.70		V
VDDS Brown-out Detector (BOD)	Falling threshold		1.75		V

(1) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET\_N pin



# 8.5 Power Consumption - Power Modes

When measured on the CC2651RSIPA-EM reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled unless otherwise noted.

PARAMETER		TEST CONDITIONS	TYP	UNIT
Core Curre	nt Consumption			
	Reset and Shutdown	Reset. RESET_N pin asserted or VDDS below power-on-reset threshold	150	nA
	Reset and Shuldown	Shutdown. No clocks running, no retention	100	IIA
	Standby	RTC running, CPU, 32KB RAM and (partial) register retention. RCOSC_LF	0.8	μA
I <sub>core</sub> Standby with cache retention	without cache retention	RTC running, CPU, 32KB RAM and (partial) register retention XOSC_LF	0.9	μA
	RTC running, CPU, 32KB RAM and (partial) register retention. RCOSC_LF	2.4	μA	
	RTC running, CPU, 32KB RAM and (partial) register retention. XOSC_LF	2.6	μA	
	Supply Systems and RAM powered RCOSC_HF	650	μA	
	Active	MCU running CoreMark at 48 MHz RCOSC_HF	2.91	mA
Peripheral	Current Consumption		11	
	Peripheral power domain	Delta current with domain enabled	56	
	Serial power domain	Delta current with domain enabled	5.0	
	RF Core	Delta current with power domain enabled, clock enabled, RF core idle	144	
	μDMA	Delta current with clock enabled, module is idle	68.6	
I <sub>peri</sub>	Timers	Delta current with clock enabled, module is idle <sup>(3)</sup>	102	μA
-pen	12C	Delta current with clock enabled, module is idle	12.1	hu, r
	128	Delta current with clock enabled, module is idle	30.8	
SSI	SSI	Delta current with clock enabled, module is idle	71.7	
	UART	Delta current with clock enabled, module is idle <sup>(1)</sup>	147	
	CRYPTO (AES)	Delta current with clock enabled, module is idle <sup>(2)</sup>	28.1	
	TRNG	Delta current with clock enabled, module is idle	27.1	

Only one UART running Only one SSI running (1)

(2)

(3) Only one GPTimer running



# 8.6 Power Consumption - Radio Modes

When measured on the CC2651RSIPA-EM reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V with DC/DC enabled unless otherwise noted.

PARAMETER	TEST CONDITIONS	TYP	UNIT
Radio receive current	2440 MHz	6.7	mA
Radio transmit current	0 dBm output power setting 2440 MHz	7.7	mA
	+5 dBm output power setting 2440 MHz	10	mA

# 8.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and V<sub>DDS</sub> = 3.0 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			8		KB
Supported flash erase cycles before failure, full bank <sup>(1) (5)</sup>		30			k Cycles
Supported flash erase cycles before failure, single sector <sup>(2)</sup>		60			k Cycles
Maximum number of write operations per row before sector $\ensuremath{e}^{(3)}$				83	Write Operations
Flash retention	105 °C	11.4			Years
Flash sector erase current	Average delta current		10.7		mA
Flash sector erase time <sup>(4)</sup>	Zero cycles		10		ms
	30k cycles			4000	ms
Flash write current	Average delta current, 4 bytes at a time		6.2		mA
Flash write time <sup>(4)</sup>	4 bytes at a time		21.6		ms

(1) A full bank erase is counted as a single erase cycle on each sector

(2) Up to 4 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles

(3) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.

(4) This number is dependent on Flash aging and increases over time and erase cycles

(5) Aborting flash during erase or program modes is not a safe operation.

#### 8.8 Thermal Resistance Characteristics

		PACKAGE	
	THERMAL METRIC <sup>(1)</sup>	MOU (SIP)	UNIT
		59 PINS	
R e JA	Junction-to-ambient thermal resistance	48.7	°C/W <sup>(2)</sup>
R n JC(top)	Junction-to-case (top) thermal resistance	12.4	°C/W <sup>(2)</sup>
R e JB	Junction-to-board thermal resistance	32.2	°C/W <sup>(2)</sup>
ΨJT	Junction-to-top characterization parameter	0.40	°C/W <sup>(2)</sup>
ψ <sub>JB</sub>	Junction-to-board characterization parameter	32.0	°C/W <sup>(2)</sup>

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

(2) °C/W = degrees Celsius per watt.

#### 8.9 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP MAX	UNIT
Frequency bands	2360	250	) MHz



# 8.10 Antenna Characteristics

When measured on the LP-CC2651R3SIPA LaunchPad design with Tc = 25  $^{\circ}$ C.

PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
Polarization		Line	ar	
Peak Gain	2.4 GHz Band		3.5	dBi
Efficiency	2.4 GHz Band	70	%	dBi



# 8.11 Bluetooth Low Energy - Receive (RX)

When measured on the CC2651RSIPA-EM reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
125 kbps (LE Coded)				
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	- 103		dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	>5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> ( - 300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> ( - 320 / 240)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> ( - 125 / 125)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer in channel, BER = 10 $^{-3}$	- 1.5		dB
Selectivity, ±1 MHz <sup>(1)</sup>	Wanted signal at $$ – 79 dBm, modulated interferer at ±1 MHz, BER = 10 $^{-3}$	8 / 4.5 <sup>(2)</sup>		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at $$ – 79 dBm, modulated interferer at ±2 MHz, BER = 10 $^{-3}$	44 / 39 <sup>(2)</sup>		dB
Selectivity, ±3 MHz <sup>(1)</sup>	Wanted signal at $$ – 79 dBm, modulated interferer at ±3 MHz, BER = 10 $^{-3}$	46 / 44 <sup>(2)</sup>		dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at $^-$ 79 dBm, modulated interferer at ±4 MHz, BER = 10 $^{-3}$	44 / 46 <sup>(2)</sup>		dB
Selectivity, ±6 MHz <sup>(1)</sup>	Wanted signal at $$ ^ 79 dBm, modulated interferer at $\geq \pm 6$ MHz, BER = 10 $^{-3}$	48 / 44 <sup>(2)</sup>		dB
Selectivity, ±7 MHz	Wanted signal at $$ ^ 79 dBm, modulated interferer at $\ge$ ±7 MHz, BER = 10 $^{-3}$	51 / 45 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at - 79 dBm, modulated interferer at image frequency, BER = 10 <sup>-3</sup>	39		dB
Selectivity, Image frequency $\pm 1$ MHz <sup>(1)</sup>	Note that Image frequency + 1 MHz is the Co- channel $-$ 1 MHz. Wanted signal at $-$ 79 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 <sup>-3</sup>	4.5 / 44 <sup>(2)</sup>		dB
500 kbps (LE Coded)				
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	- 99		dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> ( - 300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> ( - 450 / 450)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> ( - 175 / 175)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer in channel, BER = $10^{-3}$	- 3.5		dB
Selectivity, ±1 MHz <sup>(1)</sup>	Wanted signal at $$ – 72 dBm, modulated interferer at ±1 MHz, BER = 10 $^{-3}$	8 / 4 <sup>(2)</sup>		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at $^-$ 72 dBm, modulated interferer at ±2 MHz, BER = 10 $^{-3}$	44 / 37 <sup>(2)</sup>		dB
Selectivity, ±3 MHz <sup>(1)</sup>	Wanted signal at $^-$ 72 dBm, modulated interferer at ±3 MHz, BER = 10 $^{-3}$	at ±3 46 / 42 <sup>(2)</sup>		dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at $^-$ 72 dBm, modulated interferer at ±4 MHz, BER = 10 $^{-3}$	45 / 43 <sup>(2)</sup>		dB
Selectivity, ±6 MHz <sup>(1)</sup>	Wanted signal at $\ ^-$ 72 dBm, modulated interferer at $\ge\pm 6$ MHz, BER = 10 $^{-3}$	erer at $\ge \pm 6$ 46 / 45 <sup>(2)</sup>		dB
Selectivity, ±7 MHz	Wanted signal at $$ ^ 72 dBm, modulated interferer at $\ge$ ±7 MHz, BER = 10 $^{-3}$	49 / 45 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at -72 dBm, modulated interferer at image frequency, BER = 10 <sup>-3</sup>	37		dB



When measured on the CC2651RSIPA-EM reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V,  $f_{RF}$  = 2440 MHz with DC/DC enabled unless otherwise noted. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Selectivity, Image frequency $\pm 1$ MHz <sup>(1)</sup>	Note that Image frequency + 1 MHz is the Co- channel $-$ 1 MHz. Wanted signal at $-$ 72 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 $^{-3}$	4 / 46 <sup>(2)</sup>		dB
1 Mbps (LE 1M)				
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	- 96		dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> ( - 350 / 350)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> ( - 750 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at $$ – 67 dBm, modulated interferer in channel, BER = 10 $^{-3}$	- 6		dB
Selectivity, ±1 MHz <sup>(1)</sup>	Wanted signal at $- 67$ dBm, modulated interferer at ±1 MHz, BER = $10^{-3}$	7 / 4 <sup>(2)</sup>		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at ±2 MHz,BER = $10^{-3}$	40 / 33 <sup>(2)</sup>		dB
Selectivity, ±3 MHz <sup>(1)</sup>	Wanted signal at $$ – 67 dBm, modulated interferer at ±3 MHz, BER = 10 $^{-3}$	36 / 41 <sup>(2)</sup>		dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at $$ - 67 dBm, modulated interferer at ±4 MHz, BER = 10 $^{-3}$	40 / 45 <sup>(2)</sup>		dB
Selectivity, ±5 MHz or more <sup>(1)</sup>	Wanted signal at $$ ^ 67 dBm, modulated interferer at $\geq$ ±5 MHz, BER = 10 $^{-3}$	40		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at image frequency, BER = $10^{-3}$	33		dB
Selectivity, image frequency ±1 MHz <sup>(1)</sup>	Note that Image frequency + 1 MHz is the Co- channel $-$ 1 MHz. Wanted signal at $-$ 67 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 $^{-3}$	4 / 41 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30 MHz to 2000 MHz	- 10		dBm
Out-of-band blocking	2003 MHz to 2399 MHz	- 18		dBm
Out-of-band blocking	2484 MHz to 2997 MHz	- 12		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz	- 2		dBm
Intermodulation	Wanted signal at 2402 MHz, - 64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level	- 42		dBm
Spurious emissions, 30 to 1000 MHz	Measurement in a 50- $\Omega$ single-ended load.	< - 59		dBm
Spurious emissions, 1 to 12.75 GHz	Measurement in a 50- $\Omega$ single-ended load.	< - 47		dBm
RSSI dynamic range		70		dB
RSSI accuracy		±4		dB
2 Mbps (LE 2M)				
Receiver sensitivity	Differential mode. Measured at SMA connector, BER = $10^{-3}$	- 91		dBm
Receiver saturation	Differential mode. Measured at SMA connector, BER = $10^{-3}$	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> ( - 500 / 500)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> ( - 700 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at $-$ 67 dBm, modulated interferer in channel,BER = 10 $^{-3}$	- 7		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at ±2 MHz, Image frequency is at $-2$ MHz, BER = $10^{-3}$	8 / 4 <sup>(2)</sup>		dB
· · · · · · · · · · · · · · · · · · ·	Wanted signal at - 67 dBm, modulated interferer at ±4			



When measured on the CC2651RSIPA-EM reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Selectivity, ±6 MHz <sup>(1)</sup>	Wanted signal at $^-$ 67 dBm, modulated interferer at ±6 MHz, BER = 10 $^{-3}$	at ±6 37 / 36 <sup>(2)</sup>		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at - 67 dBm, modulated interferer at image frequency, BER = 10 <sup>-3</sup>		4	dB
Selectivity, image frequency ±2 MHz <sup>(1)</sup>	Note that Image frequency + 2 MHz is the Co-channel. Wanted signal at $-67$ dBm, modulated interferer at ±2 MHz from image frequency, BER = $10^{-3}$	- 7 /	36 <sup>(2)</sup>	dB
Out-of-band blocking <sup>(3)</sup>	30 MHz to 2000 MHz		- 16	dBm
Out-of-band blocking 2003 MHz to 2399 MHz			- 21	dBm
Out-of-band blocking 2484 MHz to 2997 MHz			- 15	dBm
Out-of-band blocking	3000 MHz to 12.75 GHz		- 12	dBm
Intermodulation Wanted signal at 2402 MHz, - 64 dBm. Two at 2408 and 2414 MHz respectively, at the g level			- 38	dBm

(1) Numbers given as I/C dB

(2) X / Y, where X is +N MHz and Y is - N MHz

(3) Excluding one exception at  $F_{wanted}$  / 2, per Bluetooth Specification



# 8.12 Bluetooth Low Energy - Transmit (TX)

When measured on the CC2651RSIPA-EM reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed conducted.

PARAMETER		TEST CONDITIONS	MIN TYP	MAX UNIT
General Parameters				
Max output power	Differential mode, delivered to a sing	le-ended 50 $\Omega$ load through a balun	5	dBm
Output power programmable range	Differential mode, delivered to a sing	rential mode, delivered to a single-ended 50 $\Omega$ load through a balun		
Spurious emissions a	and harmonics			
	f < 1 GHz, outside restricted bands		< - 36	dBm
Courieus emissions	f < 1 GHz, restricted bands ETSI		< - 54	dBm
Spurious emissions	f < 1 GHz, restricted bands FCC		< - 55	dBm
	f > 1 GHz, including harmonics	+5 dBm setting	< - 42	dBm
Harmonics	Second harmonic		< - 42	dBm
	Third harmonic		< - 42	dBm



# 8.13 Zigbee - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - RX

When measured on the CC2651RSIPA-EM reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with DC/DC enabled unless otherwise noted. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP MAX	
General Parameters	· · ·		
Receiver sensitivity	PER = 1%	- 99	dBm
Receiver saturation	PER = 1%	> 5	dBm
Adjacent channel rejection	Wanted signal at $-$ 82 dBm, modulated interferer at ±5 MHz, PER = 1%	36	dB
Alternate channel rejection	Wanted signal at - 82 dBm, modulated interferer at ±10 MHz, PER = 1%	57	dB
Channel rejection, ±15 MHz or more	Wanted signal at - 82 dBm, undesired signal is IEEE 802.15.4 modulated channel, stepped through all channels 2405 to 2480 MHz, PER = 1%	59	dB
Blocking and desensitization, 5 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	57	dB
Blocking and desensitization, 10 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	63	dB
Blocking and desensitization, 20 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	63	dB
Blocking and desensitization, 50 MHz from upper band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	66	dB
Blocking and desensitization, - 5 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	60	dB
Blocking and desensitization, - 10 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	60	dB
Blocking and desensitization, - 20 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	63	dB
Blocking and desensitization, - 50 MHz from lower band edge	Wanted signal at - 97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	65	dB
Spurious emissions, 30 MHz to 1000 MHz	Measurement in a 50- $\Omega$ single-ended load	- 66	dBm
Spurious emissions, 1 GHz to 12.75 GHz	Measurement in a 50- $\Omega$ single-ended load	- 53	dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> 350	ppm
Symbol rate error tolerance	Difference between incoming symbol rate and the internally generated symbol rate	> 1000	ppm
RSSI dynamic range		95	dB
RSSI accuracy		±4	dB



# 8.14 Zigbee - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - TX

When measured on the CC2651RSIPA-EM reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V,  $f_{RF} = 2440$  MHz with

DC/DC enabled unless otherwise noted. All measurements are performed conducted.

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT				
General Parameters									
Max output power	Differential mode, delivered to a si	tial mode, delivered to a single-ended 50- $\Omega$ load through a balun			dBm				
Output power programmable range	$_{\rm ge}$ Differential mode, delivered to a single-ended 50- $\Omega$ load through a balun				dB				
Spurious emissions and	purious emissions and harmonics								
	f < 1 GHz, outside restricted bands		< -36		dBm				
Spurious emissions <sup>(1)</sup>	f < 1 GHz, restricted bands ETSI		< -47		dBm				
	f < 1 GHz, restricted bands FCC	+5 dBm setting	< -55		dBm				
	f > 1 GHz, including harmonics		< - 42		dBm				
11	Second harmonic		< -42		dBm				
Harmonics	Third harmonic	-	< -42		dBm				
IEEE 802.15.4-2006 2.4 0	GHz (OQPSK DSSS1:8, 250 kbps)		<b>I</b>						
Error vector magnitude	+5 dBm setting		2		%				

(1) To meet the FCC 15.247 Part 15 (US) Band Edge requirement, Channel 26 is reduced by 3 dBm when using the integrated antenna. When using the external antenna option, Channel 26 output power is reduding by 4 dBm, with a max allowable antenna gain of 3.3 dBi.

# 8.15 Timing and Switching Characteristics

#### 8.15.1 Reset Timing

PARAMETER	MIN	TYP	MAX	UNIT
RESET_N low duration	1			μs

#### 8.15.2 Wakeup Timing

Measured over operating free-air temperature with  $V_{DDS}$  = 3.0 V (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
MCU, Reset to Active <sup>(1)</sup>		85	50 - 3000	μs
MCU, Shutdown to Active <sup>(1)</sup>		85	50 - 3000	μs
MCU, Standby to Active			160	μs
MCU, Active to Standby			36	μs
MCU, Idle to Active			14	μs

(1) The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again.



#### 8.15.3 Clock Specifications

#### 8.15.3.1 48 MHz Crystal Oscillator (XOSC\_HF)

Measured on a Texas Instruments reference design with integrated 48 MHz crystal including parameters based on external manufacturer's crystal specification at  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V at initial time, unless otherwise noted.

PARAMETER	MIN	TYP MA	X UNIT
Crystal frequency		48	MHz
Start-up time <sup>(1)</sup>		200	μs
Crystal frequency tolerance <sup>(2)</sup>	-16		8 ppm
Crystal aging <sup>(2)</sup>	-4		2 ppm/year

(1) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.

(2) External manufacturer's crystal specification

#### 8.15.3.2 48 MHz RC Oscillator (RCOSC\_HF)

Measured on a Texas Instruments reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

	MIN TY	P MAX	UNIT
Frequency	2	8	MHz
Uncalibrated frequency accuracy	ŧ	1	%
Calibrated frequency accuracy <sup>(1)</sup>	±0.2	5	%
Start-up time		5	μs

(1) Accuracy relative to the calibration source (XOSC\_HF)

#### 8.15.3.3 32.768 kHz Crystal Oscillator (XOSC\_LF)

Measured on a Texas Instruments reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
	Crystal frequency		32.768		kHz
ESR	Equivalent series resistance		30	100	kΩ
CL	Crystal load capacitance	6	7 <sup>(1)</sup>	12	pF

(1) Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be used.

#### 8.15.3.4 32 kHz RC Oscillator (RCOSC\_LF)

Measured on a Texas Instruments reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
Frequency			32.8		kHz
Calibrated RTC variation <sup>(1)</sup>	Calibrated periodically against XOSC_HF <sup>(2)</sup>		±600 <sup>(3)</sup>		ppm
Temperature	Temperature coefficient.		50		ppm/°C

(1) When using RCOSC\_LF as source for the low frequency system clock (SCLK\_LF), the accuracy of the SCLK\_LF-derived Real Time Clock (RTC) can be improved by measuring RCOSC\_LF relative to XOSC\_HF and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.

(2) TI driver software calibrates the RTC every time XOSC\_HF is enabled.

(3) Some device's variation can exceed 1000 ppm. Further calibration will not improve variation.



# 8.15.4 Synchronous Serial Interface (SSI) Characteristics


# 8.15.4.1 Synchronous Serial Interface (SSI) Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER NO.	PARAMETER		MIN	N TYP MAX		UNIT
S1	t <sub>clk_per</sub>	SSIClk cycle time	12		65024	System Clocks <sup>(2)</sup>
S2 <sup>(1)</sup>	t <sub>clk_high</sub>	SSICIk high time		0.5		t <sub>clk_per</sub>
S3 <sup>(1)</sup>	t <sub>clk_low</sub>	SSICIk low time	0.5		t <sub>clk_per</sub>	

(1) Refer to SSI timing diagrams Figure 8-1, Figure 8-2, and Figure 8-3.

(2) When using the TI-provided Power driver, the SSI system clock is always 48 MHz.



#### 图 8-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement





图 8-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer







### 8.15.5 UART

#### 8.15.5.1 UART Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud



# 8.16 Peripheral Characteristics

# 8.16.1 ADC

#### 8.16.1.1 Analog-to-Digital Converter (ADC) Characteristics

 $T_c = 25 \text{ °C}, V_{DDS} = 3.0 \text{ V}$  and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup>

Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Input voltage range		0	VDDS	V
	Resolution		12		Bits
	Sample Rate			200	ksps
	Offset	Internal 4.3 V equivalent reference <sup>(2)</sup>	- 0.24		LSB
	Gain error	Internal 4.3 V equivalent reference <sup>(2)</sup>	7.14		LSB
DNL <sup>(4)</sup>	Differential nonlinearity		> - 1		LSB
INL	Integral nonlinearity		±4		LSB
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone	9.8		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone, DC/DC enabled	9.8		
		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	10.1		
ENOB	Effective number of bits	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	11.1		Bits
		Internal reference, voltage scaling disabled, 14-bit mode, 200 kSamples/s, 300 Hz input tone <sup>(5)</sup>	11.3		
		Internal reference, voltage scaling disabled, 15-bit mode, 200 kSamples/s, 300 Hz input tone <sup>(5)</sup>	11.6		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone	- 65		
THD	Total harmonic distortion	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	- 70		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	- 72		
	Signal-to-noise and distortion ratio	Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone	60		
SINAD, SNDR		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	63		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	68		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone	70		
SFDR	Spurious-free dynamic range	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone	73		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone	75		
	Conversion time	Serial conversion, time-to-output, 24 MHz clock	50		Clock Cycles
	Current consumption	Internal 4.3 V equivalent reference <sup>(2)</sup>	0.42		mA
	Current consumption	VDDS as reference	0.6		mA
	Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/ offset compensation factors stored in FCFG1	4.3 <sup>(2) (3)</sup>		V
	Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3 V) as follows: $V_{ref} = 4.3 V \times 1408 / 4095$	1.48		v
	Reference voltage	VDDS as reference, input voltage scaling enabled	VDDS		V
	Reference voltage	VDDS as reference, input voltage scaling disabled	VDDS / 2.82 <sup>(3)</sup>		V



 $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup> Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	200 kSamples/s, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time		>1		MΩ

(1) Using IEEE Std 1241-2010 for terminology and test methods

(2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V

(3) Applied voltage must be within Absolute Maximum Ratings (see # 8.1) at all times

(4) No missing codes

(5) ADC\_output =  $\Sigma$  (4<sup>n</sup> samples ) >> n, n = desired extra bits



# 8.16.2 DAC

# 8.16.2.1 Digital-to-Analog Converter (DAC) Characteristics

 $T_c = 25$  °C,  $V_{DDS} = 3.0$  V, unless otherwise noted.

_	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Genera	I Parameters						
	Resolution			8		Bits	
		Any load, any V <sub>REF</sub> , pre-charge OFF, DAC charge-pump ON	1.8		3.8		
V <sub>DDS</sub>	Supply voltage	External Load <sup>(4)</sup> , any V <sub>REF</sub> , pre-charge OFF, DAC charge-pump OFF	2.0		3.8	V	
		Any load, V <sub>REF</sub> = DCOUPL, pre-charge ON	2.6		3.8		
F <sub>DAC</sub>	Clock frequency	Buffer ON (recommended for external load)	16		250	kHz	
DAC	Clock inequency	Buffer OFF (internal load)	16		1000	KI IZ	
	Voltage output settling time	V <sub>REF</sub> = VDDS, buffer OFF, internal load		13		1 / F <sub>DAC</sub>	
	Voltage output setting time	$V_{REF}$ = VDDS, buffer ON, external capacitive load = 20 pF <sup>(3)</sup>		13.8		171 DAC	
	External capacitive load			20	200	pF	
	External resistive load		10			MΩ	
	Short circuit current				400	μA	
		VDDS = 3.8 V, DAC charge-pump OFF		50.8			
		VDDS = 3.0 V, DAC charge-pump ON		51.7			
	Max output impedance Vref =	VDDS = 3.0 V, DAC charge-pump OFF		53.2			
Z <sub>MAX</sub>	VDDS, buffer ON, CLK 250	VDDS = 2.0 V, DAC charge-pump ON		48.7		kΩ	
	kHz	VDDS = 2.0 V, DAC charge-pump OFF		70.2			
		VDDS = 1.8 V, DAC charge-pump ON		46.3			
		VDDS = 1.8 V, DAC charge-pump OFF		88.9			
Internal	Load - Continuous Time Com	parator / Low Power Clocked Comparator			I		
<b>D</b> N#	Differential nonlinearity	V <sub>REF</sub> = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F <sub>DAC</sub> = 250 kHz		±1		1.00(1)	
DNL	Differential nonlinearity	V <sub>REF</sub> = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F <sub>DAC</sub> = 16 kHz		±1.2	LSB <sup>(</sup>		
		V <sub>REF</sub> = VDDS = 3.8 V		±0.64			
		V <sub>REF</sub> = VDDS= 3.0 V		±0.81			
	Offset error <sup>(2)</sup>	V <sub>REF</sub> = VDDS = 1.8 V		±1.27		(1)	
	Load = Continuous Time Comparator	V <sub>REF</sub> = DCOUPL, pre-charge ON		±3.43		LSB <sup>(1)</sup>	
		V <sub>REF</sub> = DCOUPL, pre-charge OFF		±2.88			
		V <sub>REF</sub> = ADCREF		±2.37			
		V <sub>REF</sub> = VDDS= 3.8 V		±0.78			
		V <sub>REF</sub> = VDDS = 3.0 V		±0.77			
	Offset error <sup>(2)</sup>			±0.77 ±3.46			
	Load = Low Power Clocked	V <sub>REF</sub> = VDDS = 3.0 V V <sub>REF</sub> = VDDS= 1.8 V V <sub>REF</sub> = DCOUPL, pre-charge ON				LSB <sup>(1)</sup>	
		V <sub>REF</sub> = VDDS= 1.8 V		±3.46		LSB <sup>(1)</sup>	
	Load = Low Power Clocked	$V_{REF} = VDDS = 1.8 V$ $V_{REF} = DCOUPL, pre-charge ON$ $V_{REF} = DCOUPL, pre-charge OFF$		±3.46 ±3.44		LSB <sup>(1)</sup>	
	Load = Low Power Clocked	$V_{REF} = VDDS = 1.8 V$ $V_{REF} = DCOUPL, pre-charge ON$ $V_{REF} = DCOUPL, pre-charge OFF$ $V_{REF} = ADCREF$		±3.46 ±3.44 ±4.70		LSB <sup>(1)</sup>	
	Load = Low Power Clocked Comparator	$V_{REF} = VDDS = 1.8 V$ $V_{REF} = DCOUPL, pre-charge ON$ $V_{REF} = DCOUPL, pre-charge OFF$ $V_{REF} = ADCREF$ $V_{REF} = VDDS = 3.8 V$		±3.46 ±3.44 ±4.70 ±4.11		LSB <sup>(1)</sup>	
	Load = Low Power Clocked Comparator Max code output voltage	$V_{REF} = VDDS = 1.8 V$ $V_{REF} = DCOUPL, pre-charge ON$ $V_{REF} = DCOUPL, pre-charge OFF$ $V_{REF} = ADCREF$		±3.46 ±3.44 ±4.70 ±4.11 ±1.53			
	Load = Low Power Clocked Comparator Max code output voltage variation <sup>(2)</sup> Load = Continuous Time	$V_{REF} = VDDS = 1.8 V$ $V_{REF} = DCOUPL, pre-charge ON$ $V_{REF} = DCOUPL, pre-charge OFF$ $V_{REF} = ADCREF$ $V_{REF} = VDDS = 3.8 V$ $V_{REF} = VDDS = 3.0 V$		±3.46 ±3.44 ±4.70 ±4.11 ±1.53 ±1.71 ±2.10		LSB <sup>(1)</sup>	
	Load = Low Power Clocked Comparator Max code output voltage variation <sup>(2)</sup>	$V_{REF} = VDDS = 1.8 V$ $V_{REF} = DCOUPL, pre-charge ON$ $V_{REF} = DCOUPL, pre-charge OFF$ $V_{REF} = ADCREF$ $V_{REF} = VDDS = 3.8 V$ $V_{REF} = VDDS = 3.0 V$ $V_{REF} = VDDS = 1.8 V$		±3.46 ±3.44 ±4.70 ±4.11 ±1.53 ±1.71			



#### $T_c$ = 25 °C, $V_{DDS}$ = 3.0 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT	
		V <sub>REF</sub> = VDDS= 3.8 V	±2.92		
	Max code output voltage	V <sub>REF</sub> =VDDS= 3.0 V	±3.06		
	variation <sup>(2)</sup>	V <sub>REF</sub> = VDDS= 1.8 V	±3.91	LSB <sup>(1)</sup>	
	Load = Low Power Clocked Comparator	V <sub>REF</sub> = DCOUPL, pre-charge ON	±7.84	LOD	
	Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF	±4.06		
		V <sub>REF</sub> = ADCREF	±6.94		
		V <sub>REF</sub> = VDDS = 3.8 V, code 1	0.03		
		V <sub>REF</sub> = VDDS = 3.8 V, code 255	3.62		
		V <sub>REF</sub> = VDDS= 3.0 V, code 1	0.02		
		V <sub>REF</sub> = VDDS= 3.0 V, code 255	2.86		
		V <sub>REF</sub> = VDDS= 1.8 V, code 1	0.01		
	Output voltage range <sup>(2)</sup> Load = Continuous Time	V <sub>REF</sub> = VDDS = 1.8 V, code 255	1.71	V	
	Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1	0.01	v	
		V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255	1.21		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1	1.27		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255	2.46		
		V <sub>REF</sub> = ADCREF, code 1	0.01		
		V <sub>REF</sub> = ADCREF, code 255	1.41		
		V <sub>REF</sub> = VDDS = 3.8 V, code 1	0.03		
		V <sub>REF</sub> = VDDS= 3.8 V, code 255	3.61		
		V <sub>REF</sub> = VDDS= 3.0 V, code 1	0.02		
		V <sub>REF</sub> = VDDS= 3.0 V, code 255	2.85		
		V <sub>REF</sub> = VDDS = 1.8 V, code 1	0.01		
	Output voltage range <sup>(2)</sup>	V <sub>REF</sub> = VDDS = 1.8 V, code 255	1.71		
	Load = Low Power Clocked Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1	0.01	V	
		V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255	1.21		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1	1.27		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255	2.46		
		V <sub>REF</sub> = ADCREF, code 1	0.01		
		V <sub>REF</sub> = ADCREF, code 255	1.41		
xterna	al Load				
		V <sub>REF</sub> = VDDS, F <sub>DAC</sub> = 250 kHz	±1		
٨L	Integral nonlinearity	V <sub>REF</sub> = DCOUPL, F <sub>DAC</sub> = 250 kHz	±1	LSB <sup>(1)</sup>	
		V <sub>REF</sub> = ADCREF, F <sub>DAC</sub> = 250 kHz	±1		
NL	Differential nonlinearity	V <sub>REF</sub> = VDDS, F <sub>DAC</sub> = 250 kHz	±1	LSB <sup>(1)</sup>	
		V <sub>REF</sub> = VDDS= 3.8 V	±0.20		
		V <sub>REF</sub> = VDDS= 3.0 V	±0.25		
		V <sub>REF</sub> = VDDS = 1.8 V	±0.45		
	Offset error	V <sub>REF</sub> = DCOUPL, pre-charge ON	±1.55	LSB <sup>(1)</sup>	
		V <sub>REF</sub> = DCOUPL, pre-charge OFF	±1.30		
		V <sub>REF</sub> = ADCREF	±1.10		
		V <sub>REF</sub> = VDDS= 3.8 V	±0.60		
		$V_{\text{REF}} = VDDS = 3.0 V$	±0.55		
	Max code output voltage	$V_{\text{REF}} = VDDS = 1.8 V$	±0.60		
	variation	V <sub>REF</sub> = DCOUPL, pre-charge ON	±3.45	LSB <sup>(1)</sup>	
		$V_{\text{REF}}$ = DCOUPL, pre-charge OFF	±2.10		
		V <sub>REF</sub> = ADCREF	±1.90		



#### $T_c$ = 25 °C, $V_{DDS}$ = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	V <sub>REF</sub> = VDDS = 3.8 V, code 1	0.03	}	
	V <sub>REF</sub> = VDDS = 3.8 V, code 255	3.61		
	V <sub>REF</sub> = VDDS = 3.0 V, code 1	0.02	2	
	V <sub>REF</sub> = VDDS= 3.0 V, code 255	2.85	;	
	V <sub>REF</sub> = VDDS= 1.8 V, code 1	0.02	2	
Output voltage range Load = Low Power Clocked	V <sub>REF</sub> = VDDS = 1.8 V, code 255	1.71		v
Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1	0.02	2	v
	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255	1.20	)	
	V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1	1.27	,	
	V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255	2.46	;	
	V <sub>REF</sub> = ADCREF, code 1	0.02	2	
	V <sub>REF</sub> = ADCREF, code 255	1.42	2	

1 LSB (V<sub>REF</sub> 3.8 V/3.0 V/1.8 V/DCOUPL/ADCREF) = 14.10 mV/11.13 mV/6.68 mV/4.67 mV/5.48 mV (1)

(1) Includes comparator offset
 (2) Includes comparator offset
 (3) A load > 20 pF will increases the settling time
 (4) Keysight 34401A Multimeter



## 8.16.3 Temperature and Battery Monitor

# 8.16.3.1 Temperature Sensor

Measured on a Texas Instruments reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			2		°C
Accuracy	-40 °C to 0 °C		±5.0		°C
Accuracy	0 °C to 105 °C		±2.5		°C
Supply voltage coefficient <sup>(1)</sup>			3.6		°C/V

(1) The temperature sensor is automatically compensated for VDDS variation when using the TI-provided driver.

#### 8.16.3.2 Battery Monitor

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25 °C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			25		mV
Range		1.8		3.8	V
Integral nonlinearity (max)			23		mV
Accuracy	VDDS = 3.0 V		22.5		mV
Offset error			-32		mV
Gain error			-1		%



# 8.16.4 Comparators

#### 8.16.4.1 Continuous Time Comparator

 $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range <sup>(1)</sup>		0		$V_{\text{DDS}}$	V
Offset	Measured at V <sub>DDS</sub> / 2		±5		mV
Decision time	Step from - 10 mV to 10 mV		0.78		μs
Current consumption	Internal reference		8.6		μA

(1) The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using the DAC

#### 8.16.5 Current Source

#### 8.16.5.1 Programmable Current Source

 $T_c = 25 \text{ °C}, V_{DDS} = 3.0 \text{ V}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Current source programmable output range (logarithmic range)		0.25 - 20		μA
Resolution		0.25		μA



# 8.16.6 GPIO

# 8.16.6.1 GPIO DC Characteristics


PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 1.8 V			
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only	1.56	V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only	0.24	V
GPIO VOH at 4 mA load	IOCURR = 1	1.59	V
GPIO VOL at 4 mA load	IOCURR = 1	0.21	V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	73	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	19	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.08	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	0.73	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.35	v
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 3.0 V		I	
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only	2.59	V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only	0.42	V
GPIO VOH at 4 mA load	IOCURR = 1	2.63	V
GPIO VOL at 4 mA load	IOCURR = 1	0.40	V
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 3.8 V		·	
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	282	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	110	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.97	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	1.55	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.42	v
T <sub>A</sub> = 25 °C	1	1	
VIH	Lowest GPIO input voltage reliably interpreted as a <i>High</i>	0.8*V <sub>DDS</sub>	V
VIL	Highest GPIO input voltage reliably interpreted as a Low	0.2*V <sub>DDS</sub>	v




# 8.17 Typical Characteristics

All measurements in this section are done with  $T_c = 25$  °C and  $V_{DDS} = 3.0$  V, unless otherwise noted. See *Recommended Operating Conditions*,  $\ddagger 8.3$ , for device limits. Values exceeding these limits are for reference only.

#### 8.17.1 MCU Current




#### 8.17.2 RX Current





### 8.17.3 TX Current






# $\pm$ 8-1 shows the typical TX current and output power for different output power settings.

CC2651R3SIPA at 2.4 GHz, VDDS = 3.0 V (Measured on CC2651RSIPA-EM)							
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]				
0xA42E	5	4.4	9.9				
0x601E	4	3.3	9.2				
0x246A	3	2.5	8.8				
0x2E64	2	1.7	8.4				
0x20A5	1	0.7	8.0				
0x20A2	0	0.1	7.7				
0x08DC	-5	-4.6	6.4				
0x00D2	-10	-9.0	5.6				
0x00CD	-15	-12.7	5.2				
0x00C8	-20	-18.2	4.8				

# 表 8-1. Typical TX Current and Output Power




#### 8.17.4 RX Performance




CC2651R3SIPA ZHCSQS1B - FEBRUARY 2022 - REVISED AUGUST 2023








#### 8.17.5 TX Performance





# 8.17.6 ADC Performance





# 9 Detailed Description

# 9.1 Overview

 $\ddagger$  4 shows the core modules of the CC2651R3SIPA device.

# 9.2 System CPU

The CC2651R3SIPA SimpleLink<sup>™</sup> Wireless MCU contains an Arm<sup>®</sup> Cortex<sup>®</sup>-M4 system CPU, which runs the application and the higher layers of radio protocol stacks.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

Its features include the following:

- · ARMv7-M architecture optimized for small-footprint embedded applications
- Arm Thumb<sup>®</sup>-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm core in a compact memory size
- Fast code execution permits increased sleep mode time
- · Deterministic, high-performance interrupt handling for time-critical applications
- Single-cycle multiply instruction and hardware divide
- · Hardware division and fast digital-signal-processing oriented multiply accumulate
- · Saturating arithmetic for signal processing
- · Full debug with data matching for watchpoint generation
  - Data Watchpoint and Trace Unit (DWT)
  - JTAG Debug Access Port (DAP)
  - Flash Patch and Breakpoint Unit (FPB)
- Trace support reduces the number of pins required for debugging and tracing
  - Instrumentation Trace Macrocell Unit (ITM)
  - Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)
- · Optimized for single-cycle flash memory access
- Tightly connected to 8-KB 4-way random replacement cache for minimal active power consumption and wait states
- Ultra-low-power consumption with integrated sleep modes
- 48 MHz operation
- 1.25 DMIPS per MHz



# 9.3 Radio (RF Core)

The RF Core is a highly flexible and future proof radio module which contains an Arm Cortex-M0 processor that interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the information bits in a given packet structure. The RF core offers a high level, command-based API to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not programmable by customers and is interfaced through the TI-provided RF driver that is included with the SimpleLink Software Development Kit (SDK).

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU, which reduces power and leaves more resources for the user application. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

The various physical layer radio formats are partly built as a software defined radio where the radio behavior is either defined by radio ROM contents or by non-ROM radio formats delivered in form of firmware patches with the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards even with over-the-air (OTA) updates while still using the same silicon.

#### 9.3.1 Bluetooth 5.2 Low Energy

The RF Core offers full support for Bluetooth 5.2 Low Energy, including the high-sped 2-Mbps physical layer and the 500-kbps and 125-kbps long range PHYs (Coded PHY) through the TI provided Bluetooth 5.2 stack or through a high-level Bluetooth API. The Bluetooth 5.2 PHY and part of the controller are in radio and system ROM, providing significant savings in memory usage and more space available for applications.

The new high-speed mode allows data transfers up to 2 Mbps, twice the speed of Bluetooth 4.2 and five times the speed of Bluetooth 4.0, without increasing power consumption. In addition to faster speeds, this mode offers significant improvements for energy efficiency and wireless coexistence with reduced radio communication time.

Bluetooth 5.2 also enables unparalleled flexibility for adjustment of speed and range based on application needs, which capitalizes on the high-speed or long-range modes respectively. Data transfers are now possible at 2 Mbps, enabling development of applications using voice, audio, imaging, and data logging that were not previously an option using Bluetooth low energy. With high-speed mode, existing applications deliver faster responses, richer engagement, and longer battery life. Bluetooth 5.2 enables fast, reliable firmware updates.

#### 9.3.2 802.15.4 (Zigbee)

Through a dedicated IEEE radio API, the RF Core supports the 2.4-GHz IEEE 802.15.4-2011 physical layer (2 Mchips per second Offset-QPSK with DSSS 1:8), used in the Zigbee protocol. The 802.15.4 PHY and MAC are in radio and system ROM. TI also provides royalty-free protocol stacks for Zigbee as part of the SimpleLink SDK, enabling a robust end-to-end solution.



# 9.4 Memory

The up to 352-KB nonvolatile (Flash) memory provides storage for code and data. The flash memory is insystem programmable and erasable. The last flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI provided drivers to configure the device. This configuration is done through the ccfg.c source file that is included in all TI provided examples.

The ultra-low leakage system static RAM (SRAM) is a single 32-KB block and can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers.

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way nonassociative 8-KB cache is enabled by default to cache and prefetch instructions read by the system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area (CCFG).

The ROM contains a serial (SPI and UART) bootloader that can be used for initial programming of the device.



# 9.5 Cryptography

The CC2651R3SIPA device comes with a wide set of cryptography-related hardware accelerators, reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations run in a background hardware thread. The hardware accelerator modules are:

- **True Random Number Generator (TRNG)** module provides a true, nondeterministic noise source for the purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.
- Advanced Encryption Standard (AES) with 128 bit key lengths

Together with the hardware accelerator module, a large selection of open-source cryptography libraries provided with the Software Development Kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The TI provided cryptography drivers are:

# Key Agreement Schemes

- Elliptic curve Diffie-Hellman with static or ephemeral keys (ECDH and ECDHE)
- Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)
- Signature Generation
  - Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)

# Curve Support

- Short Weierstrass form (full hardware support), such as:
- NIST-P224, NIST-P256, NIST-P384, NIST-P521
- Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
- secp256r1
- Montgomery form (hardware support for multiplication), such as:
  - Curve25519

# • SHA2 based MACs

- HMAC with SHA224, SHA256, SHA384, or SHA512
- Block cipher mode of operation
  - AESCCM
  - AESGCM
  - AESECB
  - AESCBC
  - AESCBC-MAC

# • True random number generation

Other capabilities, such as RSA encryption and signatures as well as Edwards type of elliptic curves such as Curve1174 or Ed25519, are a provided part of the TI SimpleLink SDK for the CC2651R3SIPA device.



# 9.6 Timers

A large selection of timers are available as part of the CC2651R3SIPA device. These timers are:

### • Real-Time Clock (RTC)

A 70-bit 3-channel timer running on the 32 kHz low frequency system clock (SCLK\_LF) This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for frequency drift when using the LF RCOSC as the low frequency system clock. If an external LF clock with frequency different from 32.768 kHz is used, the RTC tick speed can be adjusted to compensate for this. When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be accessed through the kernel APIs such as the Clock module. By default, the RTC halts when a debugger halts the device.

#### General Purpose Timers (GPTIMER)

The four flexible GPTIMERs can be used as either 4× 32 bit timers or 8× 16 bit timers, all running on up to 48 MHz. Each of the 16- or 32-bit timers support a wide range of features such as one-shot or periodic counting, pulse width modulation (PWM), time counting between edges and edge counting. The inputs and outputs of the timer are connected to the device event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA and ADC. The GPTIMERs are available in Active and Idle power modes.

#### Radio Timer

A multichannel 32-bit timer running at 4 MHz is available as part of the device radio. The radio timer is typically used as the timing base in wireless network communication using the 32-bit timing word as the network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields in the radio APIs and should only be used when running the accurate 48 MHz high frequency crystal is the source of SCLK\_HF.

#### Watchdog timer

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is typically used to generate an interrupt to and reset of the device for the case where periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5 MHz clock rate and cannot be stopped once enabled. The watchdog timer pauses to run in Standby power mode and when a debugger halts the device.



# 9.7 Serial Peripherals and I/O

The SSI is a synchronous serial interfaces that are compatible with SPI, MICROWIRE, and TI's synchronous serial interfaces. The SSIs support both SPI controller and peripheral up to 4 MHz. The SSI modules support configurable phase and polarity.

The UARTs implement universal asynchronous receiver and transmitter functions. They support flexible baudrate generation up to a maximum of 3 Mbps.

The I<sup>2</sup>S interface is used to handle digital audio and can also be used to interface pulse-density modulation microphones (PDM).

The I<sup>2</sup>C interface is also used to communicate with devices compatible with the I<sup>2</sup>C standard. The I<sup>2</sup>C interface can handle 100 kHz and 400 kHz operation, and can serve as both controller and peripheral.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in  $\ddagger$  7. All digital peripherals can be connected to any digital pin on the device.

For more information, see the CC13x1x2, CC26x1x2 SimpleLink<sup>™</sup> Wireless MCU Technical Reference Manual.

# 9.8 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC2651R3SIPA device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage go outside defined windows. These events can also be used to wake up the device from Standby mode through the Always-On (AON) event fabric.

#### 9.9 µDMA

The device includes a direct memory access ( $\mu$ DMA) controller. The  $\mu$ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform a transfer between memory and peripherals. The  $\mu$ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the µDMA controller include the following (this is not an exhaustive list):

- Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8, 16, and 32 bits
- Ping-pong mode for continuous streaming of data

# 9.10 Debug

The on-chip debug support is done through a dedicated cJTAG (IEEE 1149.7) or JTAG (IEEE 1149.1) interface. The device boots by default into cJTAG mode and must be reconfigured to use 4-pin JTAG.



# 9.11 Power Management

To minimize power consumption, the CC2651R3SIPA supports a number of power modes and power management features (see  $\neq 9-1$ ).

表 9-1. Power Modes						
MODE	SOFTV	RESET PIN				
WIODE	ACTIVE	IDLE	STANDBY	SHUTDOWN	HELD	
CPU	Active	Off	Off	Off	Off	
Flash	On	Available	Off	Off	Off	
SRAM	On	On	Retention	Off	Off	
Supply System	On	On	Duty Cycled	Off	Off	
Register and CPU retention	Full	Full	Partial	No	No	
SRAM retention	Full	Full	Full	No	No	
48 MHz high-speed clock (SCLK_HF)	XOSC_HF or RCOSC_HF	XOSC_HF or RCOSC_HF	Off	Off	Off	
32 kHz low-speed clock (SCLK_LF)	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off	
Peripherals	Available	Available	Off	Off	Off	
Wake-up on RTC	Available	Available	Available	Off	Off	
Wake-up on pin edge	Available	Available	Available	Available	Off	
Wake-up on reset pin	On	On	On	On	On	
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off	
Power-on reset (POR)	On	On	On	Off	Off	
Watchdog timer (WDT)	Available	Available	Paused	Off	Off	

In **Active** mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see  $\neq 9-1$ ).

In **Idle** mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event or RTC event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.

#### 备注

The power, RF and clock management for the CC2651R3SIPA device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC2651R3SIPA software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with TI-RTOS (optional), device drivers, and examples are offered free of charge in source code.

Copyright © 2023 Texas Instruments Incorporated



# 9.12 Clock Systems

The CC2651R3SIPA device has several internal system clocks.

The 48 MHz SCLK\_HF is used as the main system (MCU and peripherals) clock. This can be driven by the internal 48 MHz RC Oscillator (RCOSC\_HF) or in-package 48 MHz crystal (XOSC\_HF). Note that the radio operation runs off the included, in-package 48 MHz crystal within the module.

SCLK\_LF is the 32.768 kHz internal low-frequency system clock. It can be used for the RTC and to synchronize the radio timer before or after Standby power mode. SCLK\_LF can be driven by the internal 32.8 kHz RC Oscillator (RCOSC\_LF), a 32.768 kHz watch-type crystal, or a clock input on any digital IO.

When using a crystal or the internal RC oscillator, the device can output the 32 kHz SCLK\_LF signal to other devices, thereby reducing the overall system cost.

#### 9.13 Network Processor

Depending on the product configuration, the CC2651R3SIPA device can function as a wireless network processor (WNP - a device running the wireless protocol stack with the application running on a separate host MCU), or as a system-on-chip (SoC) with the application and protocol stack running on the system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.



# 9.14 Device Certification and Qualification

The CC2651R3SIPA module from TI is certified for FCC, IC/ISED, ETSI/CE, RER (UK), Korea, MIC (Japan), and Taiwan as listed in 表 9-2. Moreover, the module is a Bluetooth Qualified Design by the Bluetooth Special Interest Group (Bluetooth SIG). TI Customers that build products based on the TI CC2651R3SIPA module can save in testing cost and time per product family.

备注

The FCC, IC, Korea, Japan, and Taiwan IDs, as well as the CE, UK, Korea, and Japan markings, must be located in both the user manual and on the packaging. Due to the small size of the module (7 mm x 7 mm), placing the IDs and markings in a type size large enough to be legible without the aid of magnification is impractical.

Regulatory Body	Specification	ID (IF APPLICABLE)
FCC (USA)	Part 15C + MPE FCC RF Exposure (Bluetooth)	ZAT-2651R3SIPA
	Part 15C + MPE FCC RF Exposure (802.15.4)	ZA1-2031R33IFA
IC/ISED (Canada)	RSS-102 (MPE) and RSS-247 (Bluetooth)	451H-2651R3SIPA
IC/ISED (Canada)	RSS-102 (MPE) and RSS-247 (802.15.4)	451H-2051K35IPA
	EN 300328 v2.2.2 (2019-07) (Bluetooth)	—
	EN 300328 v2.2.2 (2019-07) (802.15.4)	—
ETSI/CE (Europe) & RER (UK)	EN 62311:2020 and EN 50655:2017 (MPE)	—
ETSI/CE (EUTOPE) & RER (OR)	EN 301 489-1 v2.2.3 (2019-11)	—
	EN 301489-17 v3.2.4 (2020-09)	—
	EN 62368-1:2020/A11:2020	—
Korea	Clause 2, Article 58-2 of Radio Waves Act.	R-C-T3P-2651R3SIPA
MIC (Japan)	Article 49-20 of ORRE	201-230017
Taiwan	NCC LP002 (2020-07-01)	CCAF23Y10010T2

# 表 9-2. CC2651R3SIPA List of Certifications

# 9.14.1 FCC Certification and Statement

#### CAUTION

# FCC RF Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying RF exposure limits. This transmitter must not be co-located or operating with any other antenna or transmitter.

The CC2651R3SIPAT0MOUR module from TI is certified for the FCC as a single-modular transmitter. The module is an FCC-certified radio module that carries a modular grant.

You are cautioned that changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

This device is planned to comply with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

- This device may not cause harmful interference.
- This device must accept any interference received, including interference that may cause undesired operation of the device.



#### 9.14.2 IC/ISED Certification and Statement

#### CAUTION

#### IC RF Radiation Exposure Statement:

To comply with IC RF exposure requirements, this device and its antenna must not be co-located or operating in conjunction with any other antenna or transmitter.

Pour se conformer aux exigences de conformité RF canadienne l'exposition, cet appareil et son antenne ne doivent pas étre co-localisés ou fonctionnant en conjonction avec une autre antenne ou transmetteur.

The CC2651R3SIPAT0MOUR module from TI is certified for IC as a single-modular transmitter. The CC2651R3SIPA module from TI meets IC modular approval and labeling requirements. The IC follows the same testing and rules as the FCC regarding certified modules in authorized equipment.

This device complies with Industry Canada licence-exempt RSS standards.

Operation is subject to the following two conditions:

- This device may not cause interference.
- This device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence.

L'exploitation est autorisée aux deux conditions suivantes:

- · L'appareil ne doit pas produire de brouillage
- L'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

#### 9.14.3 ETSI/CE Certification

The CC2651R3SIPAT0MOUR module from TI is CE certified with certifications to the appropriate EU radio and EMC directives summarized in the Declaration of Conformity and evidenced by the CE mark. The module is tested and certified against the Radio Equipment Directive (RED).

See the full text of the for the EU Declaration of Conformity for the CC2651R3SIPAT0MOU device.

#### 9.14.4 UK Certification

The CC2651R3SIPAT0MOUR module from TI is UK certified with certifications to the appropriate UK radio and EMC directives summarized in the Declaration of Conformity and evidenced by the UK mark. The module is tested and certified against the Radio Equipment Regulations 2017.

See the full text of the for the UK Declaration of Conformity for the CC2651R3SIPAT0MOU device.

#### 9.14.5 MIC Certification

The CC2651R3SIPAT0MOUR modules from TI is MIC certified against article 49-20 and the relevant articles of the Ordinance Regulating Radio Equipment.

Operation is subject to the following condition:

• The host system does not contain a wireless wide area network (WWAN) device.

#### 9.14.6 Korea Certification

The CC2651R3SIPAT0MOUR modules from TI is Korea certified against article 58-2 and the relevant articles of the Radio Waves Act. In addition it is the responsibility of the OEM to ensure the Korea device, label, and user manual requirements are met per  $\frac{1}{2}$  9-3



KCC Label Requirements <sup>(1)</sup>	Information	Device <sup>(2) (3)</sup>	Package <sup>(2) (3)</sup>	User Manual <sup>(2) (3)</sup>
KC Mark	<u>I</u>	М	М	
KC ID	R-C-T3P2651R3SIPA	М	М	
Applicant Name	Texas Instruments	M, E	M, E	M, E
Product Name	CC2651R3SIPA SimpleLink <sup>™</sup> Multiprotocol 2.4-GHz Wireless System-in-Package Module with Integrated Antenna & 352-KB Memory	M, E	M, E	M, E
Model Name	CC2651R3SIPAT0MOUR	M, E	M, E	M, E
Manufacturer name	Texas Instruments Inc.	M,E	M,E	M,E
Manufacturing country	Taiwan	M, E	M, E	M, E
Manufacturing year	2023	M, E	M, E	M, E

# 表 9-3. KCC Label and User Manual Requirements for EOM

(1) For small products with a maximum area of 400 mm<sup>2</sup> or less, and where a label cannot be marked, the label can be attached to the product packaging or only a basic design, or identification code can be marked on the product.

(2) M = Mandatory

(3) E = OEM integrator can choose to where to place the information

#### 9.14.7 NCC Certification and Statement

The CC2651R3SIPAT0MOUR modules from TI is NCC certified against NCC LP002.

#### Operation is subject to the following condition:

「取得審驗證明之低功率射頻器材,非經核准,公司、商號或使用者均不得擅自變更頻率、加大功率或變更原設計之特性及功能。低功率射頻器材之使用不得影響飛航安全及干擾合法通信;經發現有干擾現象時,應立即停用,並改善至無干擾時方得繼續使用。前述合法通信,指依電信管理法規定作業之無線電信。低功率射頻器材須忍受合法通信或工業、科學及醫療用電波輻射性電機設備之干擾。」

"A company, a trade name or an operator may not change frequency, increase power or change the characteristics and functions of the original design without approval for lowpower RF equipment as verified." The use of low-power RF equipment shall not affect the safety of flight and interfere with lawful communication, and shall be immediately deactivation if interference is found and shall be improved to non-interference. The aforementioned legal communication refers to radio communications operating in accordance with the provisions of the Telecommunications Administration Act. Low-power RF equipment is subject to interference from legitimate communications or industrial, scientific and medical radiowave radio-motor equipment."

• 「本公司於說明書中提供所有必要資訊以指導使用者/安裝者正確的安裝及操作」。

"The Company provides all necessary information in the instructions to guide the correct installation and operation of the user/installer."

• 「平台商應於最終產品本體明顯處標示本產品內含射頻模組 ₩CCAF23Y10010T2」。

"The platform provider shall mark it clearly on the body of the final product:

This product contains RF module ₩CCAF23Y10010T2"



### 9.15 Module Markings

图 9-1 shows the top-side marking for the CC2651R3SIPA module.



图 9-1. Top-Side Marking

表 9-4 lists the CC2651R3SIPA module markings.

表 9-4.	Module	Descriptions
--------	--------	--------------

MARKING	DESCRIPTION
CC2651	Generic Part Number
R	Model
SIPA	SIPA = Module type, X = pre-release
NNN NNNN	LTC (Lot Trace Code)

#### 9.16 End Product Labeling

The CC2651R3SIPAT0MOUR module complies with the FCC single modular FCC grant, FCC ID: **ZAT-2651R3SIPA**. The host system using this module must display a visible label indicating the following text:

#### Contains FCC ID: ZAT-2651R3SIPA

The CC2651R3SIPAT0MOUR module complies with the IC single modular IC grant, IC: **451H-2651R3SIPA**. The host system using this module must display a visible label indicating the following text:

#### Contains IC: 451H-2651R3SIPA

The CC2651R3SIPAT0MOUR module complies with the EU Directive 2014/53/EU and with the UK Radio Equipment Regulations 2017. The host system using this module must display a visible label with the CE and UKCA markings.

The CC2651R3SIPAT0MOUR module is designed to comply with the JP statement, **201-230017**. The host system using this module must display a visible label indicating the following text:

• Contains transmitter module with certificate number: **201-230017** 

The CC2651R3SIPAT0MOUR module is designed to comply with Taiwan NCC, **CCAF23Y10010T2**. The host system using this module must display a visible label indicating the following text:

#### • 本產品內含射頻模組: ₩ CCAF23Y10010T2

The CC2651R3SIPAT0MOUR module is designed to comply with Korea statement, **R-C-T3P-2651R3SIPA**. The host system using this module must display a visible label indicating the following text in addition to the KC marking:

#### • R-C-T3P-2651R3SIPA



For more information on end product labeling and a sample label, please see section 4 of the OEM Integrators Guide

# 9.17 Manual Information to the End User

The OEM integrator must be aware not to provide information to the end user regarding how to install or remove this RF module in the user' s manual of the end product which integrates this module.

The end user manual must include all required regulatory information and warnings as shown in this manual.



# 10 Application, Implementation, and Layout

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。


# **10.1 Typical Application Circuit**

If using the external antenna option, C14 should be assembled. In addition, Pin 15 of the module should be connected to GND as shown in ⊠ 10-2. For the full reference schematic, download the LP-CC2651R3SIPA Design Files.

#### 备注

The following guidelines are recommended for implementation of the RF design when using an external antenna on the RF path, pin 14:

- Ensure an RF path is designed with an impedance of 50  $\Omega$ .
- Tuning of the antenna impedance π matching network is recommended after manufacturing of the PCB to account for PCB parasitics.
- π or L matching and tuning may be required between RF out path, pin 14, and the external connection as shown in 图 10-2.



# 图 10-1. CC2651R3SIPA Typical Application Schematic






图 10-2. CC2651R3SIPA Typical Application Schematic for External Antenna Connection

表 10-1 provides the bill of materials for a typical application using the CC2651R3SIPA module with the internal antenna as shown in 图 10-1, while 表 10-2 provides the bill of materials for a typical application using the CC2651R3SIPA module with an external antenna as shown in 图 10-2

PART REFERENCE	VALUE	MANUFACTURER	PART NUMBER	DESCRIPTION
C14, C15, C91 <sup>(1)</sup>	15 pF	Murata	GRM0335C1E150JA01D	Capacitor, ceramic, 15 pF, 50 V, ±5%, C0G/NP0, 0201
C81	12 pF	Murata	GRT0335C1H120JA02D	Capacitor, ceramic, 12 pF, 50 V, ±5%, C0G/NP0, 0201
J7	U.FL	Hirose	U.FL-R-SMT-1(01)	U.FL (UMCC) connector receptacle, male pin 50 $\Omega$ , surface mount solder
U1	CC2651R3SIPA	Texas Instruments	CC2651R3SIPAT0MOUR	SimpleLink™ multiprotocol 2.4-GHz wireless MCU with integrated power amplifier and Antenna
Y6	32.768kHz	TAI-SAW	TZ1166C	Crystal, resonator, 32.768kHz, -40°C / +125°C, SMD

# 表 10-1. Bill of Materials for Internal Antenna Configuration

(1) C15 is placed when using the integrated antenna. C14 is placed when using an external antenna

A TO 2. Bill of Matchalo for External Antenna Configuration				
PART REFERENCE	VALUE	MANUFACTURER	PART NUMBER	DESCRIPTION
C1, C91	15 pF	Murata	GRM0335C1E150JA01D	Capacitor, ceramic, 15 pF, 50 V, ±5%, C0G/NP0, 0201
C81	12 pF	Murata	GRT0335C1H120JA02D	Capacitor, ceramic, 12 pF, 50 V, ±5%, C0G/NP0, 0201
J1	SMA	HUS-TSAN	SMA-10V21-TGG	Connector, coax, RF, female, Straight, 1 pin, SMD
U2	CC2651R3SIPA	Texas Instruments	CC2651R3SIPAT0MOUR	SimpleLink™ multiprotocol 2.4-GHz wireless MCU with integrated power amplifier and Antenna
Y6	32.768kHz	TAI-SAW	TZ1166C	Crystal, resonator, 32.768kHz, -40°C / +125°C, SMD
<u>Z2(1)</u>	15 pF	Murata	GRM0335C1E150JA01D	Capacitor, ceramic, 15 pF, 50 V, ±5%, C0G/NP0, 0201

#### 表 10-2. Bill of Materials for External Antenna Configuration

(1) Z2 is the recommended series matching component to use when using connecting to an SMA connector. Additional Shunt components Z1 and Z3 can be used for additional tuning for external antenna performance.

# **10.2 Alternate Application Circuit**

[ $\boxtimes$  10-3 shows the alternate application schematic using the CC2651R3SIPA module. This circuit implementation should be used when the 4-layer stackup and layout recommendations in  $\ddagger$  10.4.2 cannot be followed, and thus the alternate layout guidelines in  $\ddagger$  10.4.4 should be followed. Note that C15 should be assembled when using the integrated antenna option within the module. C14 should be assembled if the module is to be used with an external antenna, in which case its recommended to follow the typical application circuit as outlined in  $\ddagger$  10.1. For the full reference schematic, download the LP-CC2651R3SIPA Design Files.



WNCU_TMS WMCU_TCK WMCU_RESET	200 Transformed Field Fi	RESET 32K_Q1 32K_Q2 F NT_ANT C_17 ND ND ND ND ND ND ND ND ND ND	DIO1 DIO2 DIO3 DIO4 DIO5 DIO6 DIO6 DIO7 DIO8 DIO10 DIO11 DIO11 DIO11 DIO11 DIO11 DIO15 DIO16 DIO17 DIO15 DIO16 DIO17 DIO17 DIO11 DIO17 DIO11 DIO11 DIO11 DIO11 DIO11 DIO12 DIO12 DIO12 DIO12 DIO12 DIO12 DIO12 DIO12 DIO13 DIO10 DIO11 DIO12 DIO20 DIO	WMCU_VDD           37         38           41         DIO0           42         DIO1           43         DIO2           44         DIO3           45         DIO4           46         DIO5 RLED           47         DIO5 RLED           48         DIO7 SCLK           20         DIO11 CS           21         DIO13 CLK           22         DIO13 CLK           23         DIO14 BIN2           24         DIO15 BIN1           27         DIO18 TRS/SWO           30         DIO18 TRS/SWO           31         DIO19 CIS           33         DIO21 SCL           34         DIO22           35         DIO22 Fisen CS           36         DIO22 Analog           38         DIO23 Analog
	12 G 13 G 18 G 40 G 51 G		DIO18 DIO19 DIO20 DIO21 DIO22	31         DIO19_CTS         >>> WMCU_swo           32         DIO20_Flash_CS         33         DIO21_SCL           34         DIO21_SCL         34         DIO22           35         DIO23_Analog         35         DIO23_Analog
NOTE *1 - C14 or C15 shall be assembled	53 G 54 G 55 G 58 G	ND ND ND ND	DIO23 DIO24 DIO25 DIO26 DIO27 DIO28	36 DI024 Analog 39 DI025 Analog 1 DI026 Analog 2 DI027 Analog 3 DI028 7 DI029
C14: Assemble for SMA / external antenna C15: Assemble for internal antenna	58 G 59 G	ND ND ND	DIO29 DIO30 DIO31	8 DI030 29 DI031
L16: 2.7 nH for 1.6 mm board, single layer design L16: 2.2 nH for 0.8 mm board, single layer design		2651RSIPA		

图 10-3. CC2651R3SIPA Alternate Application Schematic

 $\frac{10-3}{10-3}$  provides the bill of materials for the alternate application circuit using the CC2651R3SIPA module in  $\frac{10}{10-2}$ .

For full operation reference design, see the LP-CC2651R3SIPA Design Files.

PART REFERENCE	VALUE	MANUFACTURER	PART NUMBER	DESCRIPTION
C14, C15, C91 <sup>(1)</sup>	15 pF	Murata	GRM0335C1E150JA01D	Capacitor, ceramic, 15 pF, 50 V, ±5%, C0G/NP0, 0201
C81	12 pF	Murata	GRT0335C1H120JA02D	Capacitor, ceramic, 12 pF, 50 V, ±5%, C0G/NP0, 0201
C17, C18 <sup>(2)</sup>			Do Not Mount	
L16 <sup>(3)</sup>	2.7 nH	Murata	LQP03TN2N7B02	Inductor, thick film, 2.7 nH, 500 mA, 200 mOhm, ±0.1 nH, 0201
	2.2 nH	Murata	LQP03TG2N2B02	Inductor, thick film, 2.2 nH, 500 mA, 200 mOhm, ±0.1 nH, 0201
J7	U.FL	Hirose	U.FL-R-SMT-1(01)	U.FL (UMCC) connector receptacle, male pin 50 $\Omega$ , surface mount solder
U1	CC2651R3SIPA	Texas Instruments	CC2651R3SIPAT0MOUR	SimpleLink™ multiprotocol 2.4-GHz wireless MCU with integrated power amplifier and Antenna
Y6	32.768kHz	TAI-SAW	TZ1166C	Crystal, resonator, 32.768kHz, -40ºC / +125ºC, SMD

# 表 10-3. Bill of Materials for Alternate Application Schematic

(1) C15 is placed when using the integrated antenna. C14 is placed when using an external antenna

(2) C17 and C18 are optional, but should be place in the design as it allows for additional tuning of the resonance frequency

(3) L16 is mounted when using the integrated antenna. The recommended starting value when following the layout recommendation in 10.4.4 is 2.7 nH for a 1.6 mm board and 2.2 nH for a 0.8 mm board.

# **10.3 Device Connections**

#### 10.3.1 Reset

In order to meet the module power-on-reset requirements, VDDS (Pin 37) and VDDS\_PU (Pin 38) should be connected together. If the reset signal is not based upon a power-on-reset and is derived from an external MCU, then VDDS\_PU (Pin 38) should be No Connect (NC). Please refer to 图 10-1 for the recommended circuit implementation.

# 10.3.2 Unused Pins

All unused pins can be left unconnected without the concern of having leakage current.

# 10.4 PCB Layout Guidelines

This section details the PCB guidelines to speed up the PCB design using the CC2651R3SIPA module. The integrator of the CC2651R3SIPA modules must comply with the PCB layout recommendations described in the following subsections to minimize the risk with regulatory certifications for the FCC, IC/ISED, ETSI/CE, and RAR (UK). Moreover, TI recommends customers to follow the guidelines described in this section to achieve similar performance to that obtained with the TI reference design.

# **10.4.1 General Layout Recommendations**

Ensure that the following general layout recommendations are followed:

- Have a solid ground plane and ground vias under the module for stable system and thermal dissipation.
- Do not run signal traces underneath the module on a layer where the module is mounted.



#### 10.4.2 Typical RF Layout Recommendations with Integrated Antenna

It is critical that the RF section be laid out correctly to ensure optimal module performance. A poor layout can cause low-output power and sensitivity degradation. 🕅 10-4 shows the RF placement and routing of the CC2651R3SIPA module with the 2.4-GHz integrated antenna.




图 10-4. Module Layout Guidelines

Follow these RF layout recommendations for the CC2651R3SIPA module when using the integrated Antenna:

- Dimensions A thru G in 图 10-4 must be strictly adhered to for optimal RF performance
- The module must have a minimum 10-mm ground plane on either side of the module on all layers as shown with dimension G in 图 10-4
- · There must be at least on ground-reference plane under the module on the main PCB

For the CC2651R3SIPA it is recommended to use 4-layer PCB board with the dimensions A thru G copied on all 4 layers. This will provided for the best antenna bandwidth in the 2.4GHz band. In addition, it s recommended for optimal antenna RF performance that:

- L1 to L2 layer thickness of 0.175 mm,
- Overall 4-layer board thickness of 1.6 mm as per the reference design
- The 4-layer dielectric constant of 4.0 +/- 0.2.

Deviation from this will cause a potential detuning of the integrated antenna.



#### 10.4.3 RF Layout Recommendations with External Antenna

When using the external antenna option, it is critical that the RF section be laid out correctly to ensure optimal module performance. A poor layout can cause low-output power and sensitivity degradation. [8] 10-5 shows the RF placement and routing of the CC2651R3SIPA module routed for use with an external SMA connector.




图 10-5. Module Layout Guidelines with External Antenna

Follow these RF layout recommendations for the CC2651R3SIPA module when connecting to an external antenna:

- RF traces must have 50-  $\Omega$  impedance.
- RF trace bends must be made with gradual curves, and 90° bends must be avoided.
- RF traces must not have sharp corners.
- There must be no traces or ground under the antenna section.
- RF traces must have via stitching on the ground plane beside the RF trace on both sides.
- RF traces must be as short as possible.
- The module must be as close to the PCB edge in consideration of the product enclosure and type of antenna being used.



#### 10.4.3.1 External Antenna Placement and Routing

The antenna is the element used to convert the guided waves on the PCB traces to the free space electromagnetic radiation. The placement and layout of the antenna are the keys to increased range and data rates.  $\frac{10-4}{10}$  provides a summary of the antenna guidelines to follow with the CC2651R3SIPA module when using the module with an external antenna.

SR NO.	GUIDELINES
1	Place the antenna on an edge of the PCB.
2	Ensure that no signals are routed across the antenna elements on any PCB layer.
3	Most antennas, including the PCB antenna used on the LaunchPad <sup>™</sup> , require ground clearance on all the layers of the PCB. Ensure that the ground is cleared on inner layers as well.
4	Ensure that there is provision to place matching components for the antenna. These must be tuned for best return loss when the complete board is assembled. Any plastics or casing must also be mounted while tuning the antenna because this can impact the impedance.
5	Ensure that the antenna impedance is 50 $\Omega$ because the module is rated to work only with a 50- $\Omega$ system.
6	In case of printed antenna, ensure that the simulation is performed with the solder mask in consideration.
7	Ensure that the antenna has a near omnidirectional pattern.

 $\frac{10-5}{10-5}$  lists the recommended external antennas to use with the CC2651R3SIPA module. Other external antennas may be available for use with the CC2651R3SIPA module.

CHOICE	ANTENNA	MANUFACTURER	NOTES
1	2.4-GHz Inverted F Antenna	Texas Instruments	Refer to 2.4-GHz Inverted F Antenna for details of the antenna implementation and PCB requirements.

#### 表 10-5. Recommended Components



#### 10.4.3.2 Transmission Line Considerations

The RF signal from the module is routed to the antenna using a Coplanar Waveguide with ground (CPW-G) structure. CPW-G structure offers the maximum amount of isolation and the best possible shielding to the RF lines. In addition to the ground on the L1 layer, placing GND vias along the line also provides additional shielding.

- 图 10-6 shows a cross section of the coplanar waveguide with the critical dimensions.
- 图 10-7 shows the top view of the coplanar waveguide with GND and via stitching.




图 10-6. Coplanar Waveguide (Cross Section)




图 10-7. CPW With GND and Via Stitching (Top View)



The recommended values for a 4-layer PCB board is provided in  $\frac{10}{100}$  to  $\frac{100}{100}$ .

$\approx$ 10-6. Recommended PCB values for 4-Layer Board (L1 to L2 = 0.175 mm)										
PARAMETER VALUE UNITS										
W	0.300	mm								
S	0.500	mm								
Н	0.175	mm								
Er (FR-4 substrate)	4.4	F/m								

# 表 10-6. Recommended PCB Values for 4-Layer

#### 10.4.4 Alternate PCB Layout Guidelines

The PCB layout guidelines recommended in this section are to be used when the PCB requirements of  $\ddagger$  10.4.2 cannot be strictly followed. This would include deviation from the recommended 4-layer PCB stackup, dielectric constant, and outlined design rules. 🛛 10-8 shows the RF placement and routing of the CC2651R3SIPA module with the 2.4-GHz integrated antenna.




图 10-8. Alternate Module Layout Guidelines

Follow these RF layout recommendations for the CC2651R3SIPA module when using the integrated Antenna:

- Dimensions A thru F in 🛽 10-8 must be strictly adhered to for optimal RF performance
- For optimal efficiency of the antenna, its best to have a minimum 10-mm ground plane on either side of the module on all layers as shown with dimension G in 图 10-8
- There must be at least on ground-reference plane under the module on the main PCB
- The ground loop should only be on the top layer of the board and not on all 4-layers.
- A π matching network implementation in the ground loop allowing for tuning of the integrated antenna for optimal performance.



# **10.5 Reference Designs**

62

Submit Document Feedback

The following reference designs should be followed closely when implementing designs using the CC2651R3SIPA device.

Special attention must be paid to RF component placement, decoupling capacitors and DCDC regulator components, as well as ground connections for all of these.

CC2651RSIPA-EM Design Files	The CC2651RSIP-EM reference design provides schematic, layout and production files for the characterization board used for deriving the performance number found in this document.
LP-CC2651R3SIPA Design Files	The CC2651R3SIPA LaunchPad Design Files contain detailed schematics and layouts to build application specific boards using the CC2651R3SIPA device.
Sub-1 GHz and 2.4 GHz Antenna Kit for LaunchPad™ Development Kit and SensorTag	<ul> <li>The antenna kit allows real-life testing to identify the optimal antenna for your application. The antenna kit includes 16 antennas for frequencies from 169 MHz to 2.4 GHz, including:</li> <li>PCB antennas</li> <li>Helical antennas</li> <li>Chip antennas</li> <li>Dual-band antennas for 868 MHz and 915 MHz combined with 2.4 GHz</li> </ul>
	The antenna kit includes a JSC cable to connect to the Wireless MCU

LaunchPad Development Kits and SensorTags.



# **10.6 Junction Temperature Calculation**

This section shows the different techniques for calculating the junction temperature under various operating conditions. For more details, see Semiconductor and IC Package Thermal Metrics.

There are three recommended ways to derive the junction temperature from other measured temperatures:

1. From package temperature:

$$T_J = \psi_{\rm JT} \times P + T_{\rm case} \tag{1}$$

2. From board temperature:

$$T_J = \psi_{\rm JB} \times P + T_{\rm board} \tag{2}$$

3. From ambient temperature:

$$T_J = R_{\Theta JA} \times P + T_A \tag{3}$$

P is the power dissipated from the device and can be calculated by multiplying current consumption with supply voltage. Thermal resistance coefficients are found in  $\ddagger 8.8$ .

#### Example:

Using  $\hat{7}$  程式 3, the temperature difference between ambient temperature and junction temperature is calculated. In this example, we assume a simple use case where the radio is transmitting continuously at 0 dBm output power. Let us assume the ambient temperature is 85 °C and the supply voltage is 3 V. To calculate P, we need to look up the current consumption for Tx at 85 °C in. From the plot, we see that the current consumption is 7.8 mA. This means that P is 7.95 mA × 3 V = 23.85 mW.

The junction temperature is then calculated as:

$$T_I = 48.7^{\circ}C/W \times 23.85mW + T_A = 1.2^{\circ}C + T_A$$

As can be seen from the example, the junction temperature is 1.2°C higher than the ambient temperature when running continuous Tx at 85 °C and, thus, well within the recommended operating conditions.

For various application use cases current consumption for other modules may have to be added to calculate the appropriate power dissipation. For example, the MCU may be running simultaneously as the radio, peripheral modules may be enabled, etc. Typically, the easiest way to find the peak current consumption, and thus the peak power dissipation in the device, is to measure as described in Measuring CC13xx and CC26xx current consumption.



# **11 Environmental Requirements and SMT Specifications**

# 11.1 PCB Bending

The PCB follows IPC-A-600J for PCB twist and warpage < 0.75% or 7.5 mil per inch.

# **11.2 Handling Environment**

#### 11.2.1 Terminals

The product is mounted with motherboard through land-grid array (LGA). To prevent poor soldering, do not make skin contact with the LGA portion.

#### 11.2.2 Falling

The mounted components will be damaged if the product falls or is dropped. Such damage may cause the product to malfunction.

# 11.3 Storage Condition

#### 11.3.1 Moisture Barrier Bag Before Opened

A moisture barrier bag must be stored in a temperature of less than 30°C with humidity under 85% RH. The calculated shelf life for the dry-packed product will be 24 months from the date the bag is sealed.

#### 11.3.2 Moisture Barrier Bag Open

Humidity indicator cards must be blue, < 30%.

#### 11.4 PCB Assembly Guide

The wireless MCU modules are packaged in a substrate base Leadless Quad Flatpack (QFM) package. The modules are designed with pull back leads for easy PCB layout and board mounting.

### 11.4.1 PCB Land Pattern & Thermal Vias

We recommended a solder mask defined land pattern to provide a consistent soldering pad dimension in order to obtain better solder balancing and solder joint reliability. PCB land pattern are 1:1 to module soldering pad dimension. Thermal vias on PCB connected to other metal plane are for thermal dissipation purpose. It is critical to have sufficient thermal vias to avoid device thermal shutdown. Recommended vias size are 0.2mm and position not directly under solder paste to avoid solder dripping into the vias.

#### 11.4.2 SMT Assembly Recommendations

The module surface mount assembly operations include:

- · Screen printing the solder paste on the PCB
- Monitor the solder paste volume (uniformity)
- Package placement using standard SMT placement equipment
- X-ray pre-reflow check paste bridging
- Reflow
- X-ray post-reflow check solder bridging and voids



#### 11.4.3 PCB Surface Finish Requirements

A uniform PCB plating thickness is key for high assembly yield. For an electroless nickel immersion gold finish, the gold thickness should range from 0.05  $\mu$ m to 0.20  $\mu$ m to avoid solder joint embrittlement. Using a PCB with Organic Solderability Preservative (OSP) coating finish is also recommended as an alternative to Ni-Au.

#### 11.4.4 Solder Stencil

Solder paste deposition using a stencil-printing process involves the transfer of the solder paste through predefined apertures with the application of pressure. Stencil parameters such as aperture area ratio and the fabrication process have a significant impact on paste deposition. Inspection of the stencil prior to placement of package is highly recommended to improve board assembly yields.

#### 11.4.5 Package Placement

Packages can be placed using standard pick and place equipment with an accuracy of ±0.05 mm. Component pick and place systems are composed of a vision system that recognizes and positions the component and a mechanical system that physically performs the pick and place operation. Two commonly used types of vision systems are:

- A vision system that locates a package silhouette
- A vision system that locates individual pads on the interconnect pattern

The second type renders more accurate placements but tends to be more expensive and time consuming. Both methods are acceptable since the parts align due to a self-centering features of the solder joint during solder reflow. It is recommended to avoid solder bridging to 2 mils into the solder paste or with minimum force to avoid causing any possible damage to the thinner packages.

#### 11.4.6 Solder Joint Inspection

After surface mount assembly, transmission X-ray should be used for sample monitoring of the solder attachment process. This identifies defects such as solder bridging, shorts, opens, and voids. It is also recommended to use side view inspection in addition to X-rays to determine if there are "Hour Glass" shaped solder and package tilting existing. The "Hour Glass" solder shape is not a reliable joint. 90° mirror projection can be used for side view inspection.

#### 11.4.7 Rework and Replacement

TI recommends removal of modules by rework station applying a profile similar to the mounting process. Using a heat gun can sometimes cause damage to the module by overheating.

#### 11.4.8 Solder Joint Voiding

TI recommends to control solder joint voiding to be less than 30% (per IPC-7093). Solder joint voids could be reduced by baking of components and PCB, minimized solder paste exposure duration, and reflow profile optimization.

# 11.5 Baking Conditions

Products require baking before mounting if:

- Humidity indicator cards read > 30%
- Temp < 30°C, humidity < 70% RH, over 96 hours


Baking condition: 90°C, 12 to 24 hours

Baking times: 1 time



# **11.6 Soldering and Reflow Condition**

- Heating method: Conventional convection or IR convection
- Temperature measurement: Thermocouple d = 0.1 mm to 0.2 mm CA (K) or CC (T) at soldering portion or equivalent method
- Solder paste composition: SAC305
- Allowable reflow soldering times: 2 times based on the reflow soldering profile (see <a>[8]</a> 11-1)
- Temperature profile: Reflow soldering will be done according to the temperature profile (see <u>8</u> 11-1)
- Peak temperature: 260°C



#### 图 11-1. Temperature Profile for Evaluation of Solder Heat Resistance of a Component (at Solder Joint)

#### 表 11-1. Temperature Profile

Profile Elements	Convection or IR <sup>(1)</sup>
Peak temperature range	235 to 240°C typical (260°C maximum)
Pre-heat / soaking (150 to 200°C)	60 to 120 seconds
Time above melting point	60 to 90 seconds
Time with 5°C to peak	30 seconds maximum
Ramp up	< 3°C / second
Ramp down	< -6°C / second

(1) For details, refer to the solder paste manufacturer's recommendation.

# 备注

TI does not recommend the use of conformal coating or similar material on the SimpleLink<sup>™</sup> module. This coating can lead to localized stress on the solder connections inside the module and impact the module reliability. Use caution during the module assembly process to the final PCB to avoid the presence of foreign material inside the module.



# **12 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

#### **12.1 Device Nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to all part numbers and/or datecode. Each device has one of three prefixes/identifications: X, P, or null (no prefix) (for example, XCC2651R3SIPA is in preview; therefore, an X prefix/identification is assigned).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

**null** Production version of the silicon die that is fully qualified.

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *RGZ*).

For orderable part numbers of *CC2651R3SIPA* devices in the RGZ (7-mm x 7-mm) package type, see the *Package Option Addendum* of this document, the Device Information in 节 3, the TI website (www.ti.com), or contact your TI sales representative.




图 12-1. Device Nomenclature

#### **12.2 Tools and Software**

The CC2651R3SIPA device is supported by a variety of software and hardware development tools.

#### **Development Kit**

CC2651R3SIPA LaunchPad™ Development Kit

The CC2651R3SIPA LaunchPad<sup>™</sup> Development Kit enables development of highperformance wireless applications that benefit from low-power operation. The kit features the CC2651R3SIPA SimpleLink Wireless system-in-Package, which allows

Copyright © 2023 Texas Instruments Incorporated



you to quickly evaluate and prototype 2.4-GHz wireless applications such as Bluetooth 5 Low Energy and Zigbee, plus combinations of these. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, display and more.

#### Software

SimpleLink™ CC13XX-CC26XX SDK

The SimpleLink CC13xx and CC26xx Software Development Kit (SDK) provides a complete package for the development of wireless applications on the CC13XX / CC26XX family of devices. The SDK includes a comprehensive software package for the CC2651R3SIPA module, including the following protocol stacks:

- Bluetooth Low Energy 4 and 5.2
- Thread (based on OpenThread)
- Zigbee 3.0
- TI 15.4-Stack an IEEE 802.15.4-based star networking solution for Sub-1 GHz and 2.4 GHz

The SimpleLink CC13XX-CC26XX SDK is part of TI's SimpleLink MCU platform, offering a single development environment that delivers flexible hardware, software and tool options for customers developing wired and wireless applications. For more information about the SimpleLink MCU Platform, visit http://www.ti.com/simplelink.



**Code Composer** Code Composer Studio is an integrated development environment (IDE) that supports TI's Studio<sup>™</sup> Integrated Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a **Development** suite of tools used to develop and debug embedded applications. It includes an optimizing Environment (IDE) C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse® software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers. CCS has support for all SimpleLink Wireless MCUs and includes support for EnergyTrace™ software (application energy usage profiling). A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK. Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit. **Code Composer** Code Composer Studio (CCS) Cloud is a web-based IDE that allows you to create, edit and Studio<sup>™</sup> Cloud build CCS and Energia™ projects. After you have successfully built your project, you can IDE download and run on your connected LaunchPad. Basic debugging, including features like setting breakpoints and viewing variable values is now supported with CCS Cloud. IAR Embedded IAR Embedded Workbench® is a set of development tools for building and debugging Workbench<sup>®</sup> for embedded system applications using assembler, C and C++. It provides a completely Arm® integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink Wireless MCUs. It offers broad debugger support, including XDS110, IAR I-jet<sup>™</sup> and Segger J-Link<sup>™</sup>. A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink SDK. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink SDK. A 30-day evaluation or a 32 KB size-limited version is available through iar.com. SmartRF<sup>™</sup> Studio SmartRF<sup>™</sup> Studio is a Windows<sup>®</sup> application that can be used to evaluate and configure SimpleLink Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:

- · Link tests send and receive packets between nodes
- Antenna and radiation tests set the radio in continuous wave TX and RX states
- Export radio configuration code for use with the TI SimpleLink SDK RF driver
- · Custom GPIO configuration for signaling and control of external switches



# CCS UniFlash CCS UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. CCS UniFlash is available free of charge.

#### 12.2.1 SimpleLink<sup>™</sup> Microcontroller Platform

The SimpleLink microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm<sup>®</sup> MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink software development kit and use throughout your entire portfolio. Learn more on ti.com/simplelink.

#### **12.3 Documentation Support**

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder on ti.com/product/CC2651R3SIPA In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

#### **TI Resource Explorer**

TI Resource Explorer Software examples, libraries, executables, and documentation are available for your device and development board.

#### Errata

CC2651R3SIPA Silicon Errata

The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

#### Application Reports

All application reports for the CC2651R3SIPA device are found on the device product folder at: ti.com/product/ CC2651R3SIPA/technicaldocuments.

#### **Technical Reference Manual (TRM)**

CC13x1x3, CC26x1x3 SimpleLink™	The TRM provides a detailed description of all modules an	٦d
Wireless MCU TRM	peripherals available in the device family.	

# 12.4 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.5 Trademarks

LaunchPad<sup>™</sup>, Code Composer Studio<sup>™</sup>, EnergyTrace<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments. I-jet<sup>™</sup> is a trademark of IAR Systems AB.

J-Link<sup>™</sup> is a trademark of SEGGER Microcontroller Systeme GmbH.

Arm Thumb<sup>®</sup> is a registered trademark of Arm Limited (or its subsidiaries).

Eclipse<sup>®</sup> is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows® is a registered trademark of Microsoft Corporation.



所有商标均为其各自所有者的财产。

### 12.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

# 12.7 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

备注

The total height of the module is 1.51 mm.

The weight of the CC2651R3SIPA module is typically 0.182 g.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CC2651R3SIPAT0MOUR	ACTIVE	QFM	MOU	50	2000	RoHS (In Work) & Green (In Work)	ENEPIG	Level-3-260C-168 HR	-40 to 105	CC2651 R SIPA	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC2651R3SIPAT0MOUR	QFM	MOU	50	2000	330.0	16.4	7.4	7.4	1.88	12.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION


17-Jul-2023



*All	dimensions	are	nominal
------	------------	-----	---------

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC2651R3SIPAT0MOUR	QFM	MOU	50	2000	336.6	336.6	31.8


# **MOU0050A**



# **PACKAGE OUTLINE**

# QFM - 1.51 mm max height

QUAD FLAT MODULE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# MOU0050A

# **EXAMPLE BOARD LAYOUT**

# QFM - 1.51 mm max height

QUAD FLAT MODULE



NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# MOU0050A

# **EXAMPLE STENCIL DESIGN**

# QFM - 1.51 mm max height

QUAD FLAT MODULE



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司