

**LM1770,LM2734,LM3370,LP5550**

**FPGA???????????????**



Literature Number: ZHCA400

# POWER | *designer*

Expert tips, tricks, and techniques for powerful designs

No. 109

Feature Article.....1-7

Step-Down DC-DC Converter with Dynamic Voltage Scaling.....2

Energy Management Unit for PowerWise™ Adaptive Voltage Scaling .....4

Synchronous Switching Controller....6

Power Design Tools.....8

## Advanced Topics in Powering FPGAs

— By Tushar Dhayagude, Marketing Manager, Power Management Products

Application	Input Voltage/Source	Space Constraint	Operational and Light Load Efficiency
Battery Operated/Portable	1.8V to 5.5V AA batteries, Lithium Ion cells	Severe	High efficiency, low quiescent current
Consumer (DVD, Set-top Boxes, DVR)	4.5V to 36V Wall-plug	Moderate	Low operating efficiency acceptable
Automotive	7V to 45V Battery	Minimal	Low quiescent current
Networking (Routers, Switchers)	3.3V to 12V Brick output	Moderate	Moderately high efficiency
Industrial (Automation, Process Control)	12V to 36V	Minimal	Low

Table 1. Power Requirements for Popular FPGA Applications

FPGAs have established themselves as the most flexible and reconfigurable intelligence in applications from networking and telecommunications equipment to industrial and automotive segments. More recently FPGAs have proliferated into consumer devices such as set-top boxes, DVD recorders, and video games. But future growth in FPGA usage will come from their adoption into portable devices such as GPS, medical, instrumentation, and consumer devices.

Why are the designers of portable and handheld devices turning to FPGAs now? It is because, as process technology has improved, manufacturers have made huge strides in reducing the power consumption, cost, and footprint of FPGAs. But as FPGAs proliferate into portable devices, power management becomes an increasingly challenging issue from a system perspective.

Power supply requirements are important because issues such as input voltage source, complex start-up conditions, transient response, sequencing, have to be addressed. Multiple voltages are required to power an FPGA: “Core” voltage (0.9V to 2.5V), I/O voltage (2.5V to 3.3V) and another low-noise, low-ripple voltage for auxiliary circuits (2.5V or 3.3V typ.). Furthermore, when FPGAs operate from batteries, system efficiency and battery life become crucial.

**NEXT ISSUE:**

**RF Power Efficiency Optimization**

 **National  
Semiconductor**



# Dual 600 mA Step-Down DC-DC Converter with I<sup>2</sup>C Interface

## Highest Efficiency LM3370 Maximizes Processor Performance through Dynamic Voltage Scaling

### Features



- Highest efficiency: PFM-PWM mode control, 85% at 500  $\mu$ A, >90% at 200 mA
- I<sup>2</sup>C interface for dynamic voltage scaling, mode control, on/off functions
- Lowest I<sub>q</sub> in the industry (<20  $\mu$ A) enables longer standby times
- Independent mode switching between auto and forced PWM mode
- Two enable pins for power sequencing
- Spread spectrum function to reduce switcher noise — ideal for RF systems
- Power-on-reset to protect the end application from sudden power losses
- V<sub>IN</sub>: 2.7V to 5.5V, V<sub>OUT</sub>: I<sup>2</sup>C programmable
- Integrated solution for optimal solution size

### Applications

Ideal for low-power FPGAs, CPLDs, and applications processors

### Product Highlight:

Highest efficiency maximizes battery life and I<sup>2</sup>C voltage control enhances processor performance



## Advanced Topics in Powering FPGAs

We discussed some of the basics of powering FPGAs in Power Designer #102<sup>1</sup>. Now we will examine some advanced topics in FPGA power management with a special focus on portable systems, including:

- System-level challenges in powering FPGAs in portable devices
- Monotonic rise of core voltage
- Voltage scaling and back body biasing of FPGAs to improve efficiency

### System-Level Challenges

Irrespective of the FPGA being used, the end system dictates the power supply challenges. For example, in a DVD recorder with satellite broadcast, dozens of power rails may be required in addition to powering the FPGA. In such a system, power supply size and efficiency may not be a premium, but very low cost is. Conversely, in battery-operated systems, efficiency overrides all other requirements. *Table 1* shows some popular end applications for FPGAs and their power challenges.

In portable devices, efficiency during both active and stand-by modes of operation is of paramount importance. Efficiency directly affects battery life and the duration of usable operation. The input voltages for battery-powered systems range anywhere from 1.8V to 5.5V. The most common sources of power are either 2 AA or single Li-Ion cell batteries whose voltage ranges from 3V to 4.2V. Operating currents are typically less than 1.5A, with most applications requiring less than 600 mA. Although there are general guidelines for using the right step-down solution for powering FPGAs (See Power Designer #102<sup>1</sup>), portable devices mandate that high efficiency be maintained even during standby to extend battery life.

For portable systems, the synchronous buck DC-DC converter is the ideal solution for powering the FPGAs even at lower load currents. But in an ordinary DC-DC converter the efficiency at light loads suffers greatly. This is not important if the load is either “full power” or completely off, since

the converter can be disabled. But when powering an FPGA which has power-on standby states, the converter needlessly dissipates power by continuing to switch at the same high frequency required to produce maximum power. In portable systems, it is important to use a converter that transitions to a pulse-skipping or Pulse Frequency Modulation (PFM) scheme.

A typical fixed frequency synchronous step-down converter always runs at a fixed frequency in a continuous conduction mode, whereas a converter in PFM mode transitions to a variable frequency, fixed on-time operation as the load current decreases, and operates in a discontinuous mode to reduce switching losses.

Internal to such a converter is a comparator that samples the output voltage  $V_O$  at a fixed frequency  $f_{PFM}$  and compares it to a reference voltage  $V_{REF}$ . When  $V_O$  is less than  $V_{REF}$ , the converter generates a fixed on-time pulse through the PWM to charge the output capacitor.





Figure 1. Plot from Device with PFM Shows High Efficiency Across All Loads

PFM operation continues until the output current rises above a certain threshold, at which point normal PWM operation is resumed. There are two main advantages of PFM operation at light loads. One is that the supply current of the DC-DC converter is greatly reduced as much of the internal circuitry is turned off during PFM. Another is that the switching losses of the output stage are minimized because it switches only when required. (see *Figure 1*)

<sup>1</sup> See Power Designer #102 at [power.national.com/designer](http://power.national.com/designer)

# PWI 1.0-Compliant Energy Management Unit for PowerWise™ Adaptive Voltage Scaling

## LP5550 Digitally Controlled PowerWise™ Energy Management Unit for Reducing Processor Power Consumption



### LP5550 Features

- High-efficiency PowerWise™ energy management unit (EMU) for adaptive voltage scaling (AVS)
- Compatible with National's PowerWise advanced power controller technology for minimizing processor power consumption
- PWI 1.0 open standard interface compatible
- Reduces power consumption of digital processors by up to 70%
- 3 Programmable LDOs for I/O, PLL, and memory retention supply generation
- Available in an LLP-16 package

AVAILABLE  
LEAD-FREE

Ideal for use in cellular handsets, handheld radios, cameras, PDAs, battery-powered devices, and portable instruments supplies

### Product Highlight:

Digitally-controlled LP5550 reduces power consumption of processors and extends battery life of handheld consumer products

## Advanced Topics in Powering FPGAs

The FPGA power designer should choose the power management IC that allows efficient operation in both full load and light load operation. In addition to this, a part with a low quiescent current should be chosen to minimize power loss during standby modes.

### Monotonic Rise of Core Voltage

Several FPGAs, ASIC cores, and even processors retain some voltage potential in shutdown. This gives rise to a pre-biased condition where the power converter starts up into this voltage. Pre-biasing can cause initial undesirable changes in the voltage of a converter that is not designed to handle such a load. In particular, it is undesirable for the pre-existing voltage to cause the output voltage of the converter to droop during turn on. The power supply voltage must rise steadily and gradually until eventually stabilizing at its nominal value. This is called a monotonic voltage rise and is necessary for the internal elements in the FPGA to turn on properly. As these elements are turning on during the ramp-up period, the “load” to the power supply will not be constant, so it is important that the converter chosen regulates its output voltage not only during the steady state but also during ramp up. There are two approaches to ensuring a monotonic rise of the voltage.

- One is to increase the bulk capacitance of the converter sufficiently to hold enough charge on the output so that the voltage does not droop during turn on. The additional bulk capacitors in this approach increase both the cost and the footprint.




Figure 2.

Comparing Non-Monotonic Rise vs Monotonic Rise

- Another approach is to disable the low-side MOSFET of the synchronous converter and monitor the switching node voltage during the off-time of the high-side MOSFET. The IC remains in pre-biased mode until it detects that the switch node (the point at which the output inductor is connected to the two MOSFETs) stays below 0V during the entire high-side MOSFET’s off-time. Once this condition is detected, the low-side MOSFET is allowed to start switching.

Figure 3 shows the switch node as well as the high-side and low-side gate signals during pre-biased startup in a typical synchronous converter. The pre-biased output voltage should not exceed the sum of the supply and gate threshold voltages of the high-side MOSFET to ensure that this device is able to switch during startup.




Figure 3.

Switching Waveforms During Monotonic Rise of Outputs

### Voltage Scaling to Improve Efficiency

FPGAs are essentially CMOS devices, which scale with advances in process technology. As device geometries scale below 90 nm and operating frequencies increase, both dynamic and static power consumption become more important. Current approaches to FPGA design do not allow for easy reduction of dynamic or static power, although possible theoretically.

# SOT-23 Synchronous Constant-on-Time Switching Controller

## High-Efficiency LM1770 Synchronous Controller for Low-Voltage DC-DC Conversion

### LM1770 Features



- Adaptive On-Time Control topology requires no compensation components
- Synchronous operation: High-side PFET and low-side NFET enables higher efficiency and reduced power-dissipation
- Fast-transient response allows for lower values of capacitors
- Low input voltage of 2.8V to 5.5V; Ideal for point-of-load applications
- Three versions of adaptive on-time allows for selection of operating frequency
- Available in SOT23-5 packaging for space-constrained applications

AVAILABLE  
LEAD-FREE

Ideal for point of load regulation in consumer applications, set-top boxes, cable modems, digital video recorders, printers, servers, and point-of-sale terminals

### Product Highlight:

Simplest synchronous controller for up to 5A digital loads



## Advanced Topics in Powering FPGAs

Dynamic power can be expressed in terms of switching FPGA activity  $N$ , capacitance  $C$ , frequency  $f$  and supply voltage  $V_{DD}$

$$P_{DYNAMIC} = \frac{1}{2} N.C.f.V_{DD}^2$$

The static or leakage power consumption is due to sub-threshold leakage current  $I_{sub}$ , drain-body junction leakage current  $I_j$ , and source-body junction leakage current  $I_b$ , and is given by

$$P_{STATIC} = V_{DD}I_{sub} + |V_{bs}|(I_j + I_b)$$

where  $V_{bs}$  is the body bias voltage.

Manufacturers of portable power systems have realized that the desired small size and long run time requirements of their equipment cannot be met by increasing the energy density of batteries or improving the power delivery efficiency. For such advanced systems, “Dynamic or Adaptive Voltage Scaling” and “Back Biasing” are essential to reduce processor power. The core concept is derived from the equations presented above. The way to reduce dynamic power consumption in a processor is not only to lower the clock frequency as much as possible, but to also reduce the core supply voltage to the minimum value for a given clock frequency. This open-loop technique is called Dynamic Voltage Scaling (DVS). Adaptive Voltage Scaling (AVS) is a closed-loop control technique, which provides substantial improvement to Dynamic Voltage Scaling (DVS). AVS simplifies voltage scaling by inherently compensating for process and temperature variations and eliminating the need for a frequency vs supply voltage table used in DVS. The FPGA or digital processor uses a




Figure 4. Implementing Advanced Voltage Scaling

hardware performance monitor that communicates with the power controller through an open-industry standard PowerWise™ Interface (PWI) and operates at an absolute minimum supply voltage over all operating frequencies. Figure 4 shows an implementation of advanced voltage scaling.

Back biasing a circuit such as one in Figure 5 applies -0.8V to -1.5V to the body of the devices, increasing the threshold of the devices and reducing the sub-threshold leakage, thus lowering static power consumption.




Figure 5. Circuit that Generates a Negative Voltage to Back Bias FPGAs

### Conclusion


FPGAs are proliferating rapidly into portable devices. Beyond the basic issues of correctly powering FPGAs, efficiency and battery life also need to be considered. Typically, step-down regulators with provision for high light-load efficiency are best for powering these FPGAs in portable systems. To further improve efficiency significantly, techniques such as adaptive voltage scaling should be implemented. As devices scale downward of 90 nm, managing static power becomes equally important due to the rise in leakage currents in the ICs. The use of innovative back-biasing power management ICs is suggested to reduce sub-threshold leakage and static power. Furthermore, pre-biased loads may exist on the FPGAs during start-up. To ensure monotonic rise of the core voltage is important for their proper functioning, power management ICs that start-up properly into pre-biased loads should be used. ■

### Acknowledgement:

Author would like to thank Haachitaba Mweene for his contributions



# Power Design Tools




## WEBENCH® Online Design Environment

Our design and prototyping environment simplifies and expedites the entire design process.

1. Choose a part
2. Create a design
3. Analyze a power supply design
  - Perform electrical simulation
  - Simulate thermal behavior
4. Build it
  - Receive your custom prototype kit 24 hours later

[webench.national.com](http://webench.national.com)



## Analog University®

Expand your knowledge and understanding of analog with our free online educational training tool.

[analogU.national.com](http://analogU.national.com)

## Don't miss a single issue!

### National Semiconductor

2900 Semiconductor Drive  
PO Box 58090  
Santa Clara, CA 95052  
1 800 272 9959

Visit our website at:  
[power.national.com](http://power.national.com)

For more information,  
send email to:  
[new.feedback@nsc.com](mailto:new.feedback@nsc.com)

Subscribe now to receive email alerts when new issues of Power Designer are available:

[power.national.com/designer](http://power.national.com/designer)

Introducing our new Signal Path Designer<sup>SM</sup>! View online today at:

[signalpath.national.com/designer](http://signalpath.national.com/designer)



## 重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下, 随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合TI 标准保修的适用规范。仅在TI 保证的范围内, 且TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定, 否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何TI 专利权、版权、屏蔽作品权或其它与使用了TI 产品或服务的组合设备、机器、流程相关的TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是TI 的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI 产品或服务时, 如果存在对产品或服务参数的虚假陈述, 则会失去相关TI 产品或服务的明示或暗示授权, 且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

TI 产品未获得用于关键的安全应用中的授权, 例如生命支持应用(在该类应用中一旦TI 产品故障将预计造成重大的人员伤亡), 除非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示, 他们具备有关其应用安全以及规章衍生所需的所有专业技术和知识, 并且认可和同意, 尽管任何应用相关信息或支持仍可能由TI 提供, 但他们将独力负责满足在关键安全应用中使用其产品及TI 产品所需的所有法律、法规和安全相关要求。此外, 购买者必须全额赔偿因在此类关键安全应用中使用TI 产品而对TI 及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用, 以及环境方面的产品, 除非TI 特别注明该产品属于“军用”或“增强型塑料”产品。只有TI 指定的军用产品才满足军用规格。购买者认可并同意, 对TI 未指定军用的产品进行军事方面的应用, 风险由购买者单独承担, 并且独力负责在此类相关使用中满足所有法律和法规要求。

TI 产品并非设计或专门用于汽车应用以及环境方面的产品, 除非TI 特别注明该产品符合ISO/TS 16949 要求。购买者认可并同意, 如果他们在汽车应用中使用任何未被指定的产品, TI 对未能满足应用所需要求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息:

	产品		应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信	<a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边	<a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>	能源	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用	<a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子	<a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用	<a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子	<a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像	<a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>		
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>		
OMAP 机动性处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>		
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>		
	德州仪器在线技术支持社区		<a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道 1568 号, 中建大厦 32 楼 邮政编码: 200122  
Copyright © 2011 德州仪器 半导体技术 (上海) 有限公司