

66AK2G0x General-Purpose EVM Power Distribution Network Analysis

Dave King

ABSTRACT

The purpose of this application report is to present the flow, the environment settings and methodology used for a performance analysis of critical power nets of a platform using the 66AK2G0x System-on-Chip (SoC) application processor.

Contents

1	Power Distribution Network Requirements (PDN).....	2
2	Simulation Environment.....	3
3	Simulation Results.....	6
4	Conclusion	10

List of Figures

1	PDN Model	2
2	DC Resistance Extraction Flow.....	4
3	GP EVM PCB Stack Up	5
4	Voltage Map – CVDD	6
5	Voltage Map – PMIC_VDD1	7
6	Voltage Map – CVDD1.....	8
7	Voltage Map - PMIC_VDD_CTRL.....	8
8	Voltage Map – DGND	9

List of Tables

1	GP EVM Decoupling Capacitor Count.....	5
2	GP EVM Decoupling Capacitor Characteristics	6
3	IR Drop – Power (Details)	9
4	IR Drop – GND (Details).....	9
5	Combined IR Drop Results.....	10

Trademarks

All trademarks are the property of their respective owners.

1 Power Distribution Network Requirements (PDN)

The purpose of a power distribution network (PDN) is primarily to provide clean and reliable power to the active devices on the system. The printed circuit board (PCB) is a critical component of the system-level PDN delivery network. As such, optimal design of the PCB power distribution network is of utmost importance for high performance/low power microprocessors.

TI strongly believes that simulating a PCB's proposed PDN is required for first pass PCB design success. PDN performance must be modeled early in the PCB design process and then optimized in an iterative manner to meet specified device requirements.

Figure 1 presents a break-down model of a complete PDN network from the Voltage Resource Manager (VRM) to the SoC.




Figure 1. PDN Model

Factors such as component selection, board manufacturing, assembly issues, ambient temperature, and other variables, can also cause power supply issues, but not all possible issues are discussed in this document. Nonetheless, every new board design should carefully consider the layout of each of the power supplies since some may be stressed more than others depending on the specific needs of each application.

NOTE: Notwithstanding any provision to the contrary, TI makes no warranty expressed, implied, or statutory, including any implied warranty of merchantability or fitness for a specific purpose, for customer boards. The data described in this document are intended as guidelines only.

1.1 General PCB “Best Practices” for PDN

Although this list is not inclusive of every parameter that must be considered when designing a PCB, a PDN-optimized PCB design will implement these guidelines:

- Power and ground plane pairs (or “islands”) should be closely coupled together. The capacitance formed between the planes can be used to decouple the power supply at lower frequencies.
- Whenever possible, the power and ground planes should be solid as this provides a continuous return path for return current.
- Use a thin dielectric thickness between the power and ground plane pair. Capacitance is inversely proportional to the separation of the plane pair so minimizing the separation distance (i.e. the dielectric thickness) will maximize the resulting capacitance.

- The placement of power and ground planes in the PCB stack-up (determined by layer assignment) has a significant impact on the parasitic inductances of power current path. For this reason, it is recommended to consider layer order in the early stages of the PCB PDN design cycle, placing high priority supplies in the upper-half of the stack-up and low priority supplies in the lower half of the stack-up. This helps to minimize the loop inductance caused by decoupling capacitors and their associated vias.
- External power trace routing between components should be as wide as possible as wider traces result in reduced inductance, increased capacitance, reduced DC resistance and consequently a lower static IR drop.
- Whenever possible, attempt to achieve a ratio of 1:1 (or better) for component pins and associated vias. Do not share vias among multiple capacitors.
- Placement of decoupling capacitors should be as close to the SoC ball as possible.
- Use of short and wide surface traces to connect capacitor pads to the vias connected to the planes below is preferred.
- Use of large diameter vias is preferred for reduced inductance/resistance.

2 Simulation Environment

2.1 Methodology

Simulations were run to determine the electrical characteristics of the 66AK2G0x GP EVM processor board. These simulations verify the basic electrical characteristics of the power delivery networks of these critical power supplies to the processor. For the details and requirements for each of these power supplies to the 66AK2G0x, see the *66AK2G0x Multicore DSP+ARM KeyStone II System-on-Chip (SoC) Data Manual* ([SPRS932](#)).

Note that only the main power rails are discussed in this analysis. These are:

- CVDD
- CVDD1
- PMIC_VDD1
- PMIC_VDD_CTRL

Figure 2 describes the flow used by most simulation tools to extract DC resistance. In TI PDN analysis, the lumped methodology is preferred where each of the power and GND pins of the VRM and SoC are grouped to shorten the simulation run time.




Figure 2. DC Resistance Extraction Flow

2.2 Software

The simulation results in this document were provided by Ansys Sentinel-PSI v14.2.1p3 running on RedHat Enterprise Linux v6.

2.2.1 66AK2G0x GP EVM Stackup

The 66AK2G0x GP EVM implements a 10-layer printed circuit board (PCB). The stack-up utilized for the GP EVM was reproduced in simulation and is presented in Figure 3.




Figure 3. GP EVM PCB Stack Up

2.2.2 Decoupling Capacitor Count

The GP EVM power supply decoupling capacitor count (broken down by power rail) is provided in Table 1.

Table 1. GP EVM Decoupling Capacitor Count

Rail Name	Number of Capacitors								
	0.01 μF	0.1 μF	0.33 μF	1.0 μF	3.3 μF	4.7 μF	10 μF	100 μF	330 μF
PMIC_VDD_CTRL		2							1
PMIC_VDD1		3					1		
CVDD		37	1	1	1	1		1	
CVDD1	1	5						1	

2.2.3 Decoupling Capacitor Characteristics

The power supply decoupling capacitor main characteristics for capacitors used on the GP EVM are provided in [Table 2](#).

Table 2. GP EVM Decoupling Capacitor Characteristics

Value	Voltage	Package	Temperature Coefficient	Tolerance
0.01 μF	10 V	0201	X5R	10%
0.1 μF	10 V	0201	X5R	10%
0.1 μF	25 V	0402	Y5V	20%
0.33 μF	6.3 V	0201	JB	20%
1 μF	10 V	0402	X5R	10%
3.3 μF	6.3 V	0402	X5R	20%
4.7 μF	6.3 V	0603	X5R	10%
10 μF	16 V	0805	X5R	10%
100 μF	10 V	1210	X5R	20%

3 Simulation Results

3.1 IR Drop – Power

The simulated IR drop for the GP EVM power rails are presented in [Figure 4](#) through [Figure 7](#).




Figure 4. Voltage Map – CVDD




Figure 5. Voltage Map – PMIC_VDD1




Figure 6. Voltage Map – CVDD1



Figure 7. Voltage Map - PMIC_VDD_CTRL

The detailed IR drop values for all four power rails are presented in [Table 3](#).

Table 3. IR Drop – Power (Details)

Power Rail	Voltage at Source (V)	Voltage at SoC (V)	IR Drop (mV)
CVDD	0.9	0.871	29
PMIC_VDD1/CVDD1 (1)	0.9	0.866	34
PMIC_VDD_CTRL	0.9	0.886	14

(1) PMIC_VDD1 and CVDD1 are linked in series for purposes of simulation.

3.2 IR Drop - GND

The simulated IR drop for the GP EVM power rails are presented in [Figure 8](#).




Figure 8. Voltage Map – DGND

The detailed IR drop value for the GND rail is presented in [Table 4](#).

Table 4. IR Drop – GND (Details)

Power Rail	Voltage at Source (V)	Voltage at SoC (V)	GND IR Drop (mV)
DGND	0	-2.4	2.4

3.3 IR Drop – Total

Because total IR drop is a function of both GND and the power rail in question, both values must be considered when determining if a particular board design meets the overall SoC power delivery requirements.

Table 5. Combined IR Drop Results

Power Rail	Voltage at Source (V)	Voltage at SoC (V)	GND IR Drop (mV)	IR Drop (mV)	Total IR Drop (mV) ⁽¹⁾	IR Drop Limit (mV)	Simulation Results
CVDD	0.9	0.871	2.4	29	31.4	45	PASS
PMIC_VDD1/C VDD1 ⁽²⁾	0.9	0.866	2.4	34	36.4	45	PASS
PMIC_VDD_CT RL	0.9	0.886	2.4	14	16.4	45	PASS

(1) Represents the cumulative IR drop of both GND and the respective power rail.

(2) PMIC_VDD1 and CVDD1 are linked in series for purposes of simulation.

4 Conclusion

All power rails of the 66AK2G0x GP EVM meet the SoC power delivery requirements. Note that there also exists sufficient margin to support power supply delivery transients, which depending on the power supply chosen, could be substantial.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com