

TMS320C6000 EMIF to External FIFO Interface

Kyle Castille
Digital Signal Processing Solutions

Abstract

Interfacing high-speed external first-in first-out (FIFO) memories to the Texas Instruments (TI™) TMS320C6000 digital signal processor (DSP) is possible via the 'C6000's external memory interface (EMIF). The EMIF is designed for a flexible interface to a wide variety of external memory devices.

This document describes:

- FIFO types and characteristics
- EMIF control registers and asynchronous interface signals
- General example for each type of FIFO
- Full example for TI's SN74ALVC7806 strobed FIFO

Contents

FIFO Interface	3
FIFO Types	5
Asynchronous/Strobed FIFO	6
Standard and FWFT Synchronous FIFOs	11
Special Considerations for Synchronous FIFOs	20
TI FIFO Selection Guide	20
Flag Polling	21
Overview of EMIF	22
EMIF Signal Descriptions	22
EMIF Registers	26
Full Example for Read Interface	27
Hardware Interface	28
Software Setup	29
Full Example for Write Interface	35
Hardware Interface	36
Software Setup	37
References	42



Figures

Figure 1.	Asynchronous FIFO Interface for Read Transmission	7
Figure 2.	Asynchronous FIFO Read.....	7
Figure 3.	Asynchronous FIFO Interface for Write Transmission	8
Figure 4.	Asynchronous FIFO Write.....	8
Figure 5.	Strobed FIFO Interface for Read Transmission	9
Figure 6.	Strobed FIFO Read.....	10
Figure 7.	Strobed FIFO Interface for Write Transmission.....	11
Figure 8.	FWFT Sync FIFO Interface for Write Transmission	13
Figure 9.	FWFT FIFO Write Timing.....	13
Figure 10.	FWFT Sync FIFO Interface for Read Transmission	14
Figure 11.	FWFT FIFO Read	15
Figure 12.	Flag Timing for Last Read.....	16
Figure 13.	Synchronous FIFO Write Interface.....	17
Figure 14.	Synch FIFO Read Interface	18
Figure 15.	Standard Synchronous FIFO Read.....	18
Figure 16.	'C6201/'C6701 EMIF SBSRAM Interface Block Diagram.....	22
Figure 17.	'C6202 EMIF SBSRAM Interface Block Diagram.....	23
Figure 18.	'C6211/'C6711 EMIF SBSRAM Interface Block Diagram.....	24
Figure 19.	Byte Lane Alignment vs. Endianness on the 'C6211/'C6711	25
Figure 20.	'C6201/'C6202/'C6701 EMIF CE(0/1/2/3) Space Control Register Diagram.....	26
Figure 21.	'C6211/'C6711 EMIF CE(0/1/2/3) Space Control Register Diagram	26
Figure 22.	Read Interface for SN74ALVC7806	28
Figure 23.	EMIF CE0 Space Control Register Diagram for '7806	31
Figure 24.	Write Interface for SN74ALVC7806	36
Figure 25.	EMIF CE0 Space Control Register Diagram for '7806	38

Tables

Table 1.	EMIF—Input Timing Requirement Definitions	3
Table 2.	EMIF—Output Timing Characteristics (Data, Address, Control)	3
Table 3.	EMIF—Other Timing Descriptions.....	4
Table 4.	FIFO—Input Timing Requirement	4
Table 5.	FIFO—Output Timing Characteristics	4
Table 6.	External Logic—Output Timing Characteristics.....	4
Table 7.	TI Low-Voltage FIFOs	20
Table 8.	Signals Used in FIFO Interface: Shared Signals and Asynchronous Signals.....	24
Table 9.	EMIF Memory-Mapped Registers	26
Table 10.	EMIF CE(0/1/2/3) Space Control Registers Bitfield Description	27
Table 11.	EMIF Input Timing Requirement Definitions.....	29
Table 12.	EMIF—Output Timing Characteristics (Data, Address, Control)	29
Table 13.	FIFO—Input Timing Requirement	29
Table 14.	FIFO—Output Timing Characteristics	29
Table 15.	External Logic Characteristics of SN74LVC32A.....	29
Table 16.	EMIF—Output Timing Characteristics (Data, Address, Control)	37
Table 17.	FIFO—Input Timing Requirement	37
Table 18.	External Logic Characteristics of SN74LVC32A.....	37



FIFO Interface

The asynchronous interface of the EMIF, which is used with FIFO memories, offers users configurable memory cycle types used to interface to a variety of memory and peripheral types; including SRAM, EPROM, FLASH, as well as FPGA and ASIC designs. This document focuses on the interface between the EMIF and FIFO Memory.

In most situations when interfacing the 'C6000 with an external FIFO, the FIFO is used in one direction only. That is, the 'C6000 either writes to the FIFO, expecting some other device (which could be another 'C6000) to read from the FIFO, or reads from the FIFO, expecting some other device to write to the FIFO. Therefore, for all of the examples given below, the diagrams are illustrated separately for the read interface and for the write interface to a given FIFO.

The EMIF does not have a glueless FIFO interface but instead uses a minimal amount of glue logic to tie the asynchronous interface of the EMIF to external FIFOs. The following discussion assumes an understanding of the asynchronous read/write cycles and the programmable parameters of these cycles.¹

There are four basic types of FIFO memory, which are summarized in the following sections.² The timing notations used in all of the examples are summarized in Table 1 through Table 6. In the following examples, the control signals going to the FIFOs are used in conjunction with the /CE signal. This is done to prevent any undesired behavior from occurring if some other CE space also used asynchronous memory and thus also used the asynchronous interface pins. By ORing the asynchronous signals from the EMIF with the CE signal corresponding to the CE space where the FIFO resides, the FIFO is accessed only at the desired times. In some situations it is possible to eliminate some or all of the glue, depending on the system environment.

The setup, strobe, and hold fields for both read and write cycles are fully programmable via the EMIF CE space control registers. These fields must be set appropriately to ensure proper operation with the FIFOs in the examples provided in the following sections. The general constraints used to set these parameters are explained in the following sections.

Table 1. EMIF—Input Timing Requirement Definitions

Timing Parameter	Definition
t_{su}	Data setup time, read D before CLKOUT1 high
t_h	Data hold time, read D after CLKOUT1 high

Table 2. EMIF—Output Timing Characteristics (Data, Address, Control)

Timing Parameter	Definition
t_d	Output delay time, CLKOUT1 high to output signal valid

¹ For details on the asynchronous memory cycles, see the *TMS320C6201/6701 Peripherals Reference Guide*.

² These summaries are not complete and are only intended to point out the major differences between FIFO types. For complete details, see an appropriate data sheet.



Table 3. EMIF—Other Timing Descriptions

Timing Parameter	Definition
t_{skew}	Output skew time, represents the possible skew between output control/data signals for a set of operating conditions (temperature and voltage). For 'C6000 devices, $t_{skew} \leq 2ns$.
t_{cyc}	Clock cycle time. 'C6201/'C6202/'C6701, $t_{cyc} = CPU \text{ clock period} = CLKOUT1 \text{ period}$ 'C6211/'C6711, $t_{cyc} = ECLKOUT \text{ period}$

Table 4. FIFO—Input Timing Requirement

Timing Parameter	Definition
$t_{rp(m)}$	Minimum required read pulse width
$t_{wp(m)}$	Minimum required write pulse width
$t_{su(m)}$	Data setup time required by the FIFO for writes, write D before write enable (async) or CLK (sync) high
$t_{ih(m)}$	Data hold time required by FIFO for writes, write D after write enable (async) or CLK (sync) high
$t_{oe(m)}$	Output enable time, /OE low to output valid
$t_{oez(m)}$	Output disable time, /OE high to output high impedance
$t_{ens(m)}$	Enable setup time, time required from /OE, /REN, /WEN low to UNCK high
$t_{enh(m)}$	Enable hold time, time required from /OE, /REN, /WEN low after UNCK high
t_{ckh}	Clock high time
t_{ckl}	Clock low time
$t_{rc(m)}$	Length of the read cycle
$t_{wc(m)}$	Length of the write cycle

Table 5. FIFO—Output Timing Characteristics

Timing Parameter	Definition
$t_{acc(m)}$	Access time, from RCLK or /RE to ED valid
$t_{oh(m)}$	Output hold time

Table 6. External Logic—Output Timing Characteristics

Timing Parameter	Definition
t_{pl}	Logic propagation, delay due to external logic, typically a PAL such as PALLV22V10.



FIFO Types

FIFOs can be broken up into four main categories characterized by various properties, including synchronous/asynchronous read and write operation, synchronous or asynchronous flag scheme, first write operation, reset functionality. However, different manufacturers often refer to their own FIFOs with different terms. For example, Texas Instrument's synchronous FIFOs are similar to Cypress' clocked FIFOs. And Texas Instrument's clocked FIFOs are similar to IDT's SuperSync FIFOs in FWFT mode. The IDT SuperSync FIFOs can also be strapped to operate like Texas Instrument's synchronous FIFOs, which, once again, are similar to Cypress' Clocked FIFOs.

In other words, there is no guarantee that a FIFO referred to by a specific name in this document will be the same in every detail to other vendor's FIFOs, or even to TI's FIFOs.

- Asynchronous/strobed
 - Asynchronous FIFO: Generally has only two control signals, read enable (/RE) and write enable (/WE). The flags consist of empty flag (/EF), full flag (/FF), and optional half full (/HF), almost full (/AF), and almost empty (/AE) flags. The flags are not synchronized to any clock or event, but reflect the instantaneous comparison of the read and write pointers.
 - Strobed FIFO: Similar to asynchronous FIFO. The strobed FIFO commonly uses a read and write strobe (UNCK and LDCK) along with an output enable (/OE) signal. Although the read or write strobe is referred to as an unload or load clock, they are not free running clocks. This FIFO type commonly offers half full and programmable almost full/almost empty flags in addition to the empty flag and full flag. The flags are not synchronized to any clock or event but reflect the instantaneous comparison of the read and write pointers.
- Synchronous FIFOs
 - Standard synchronous FIFO: Synchronous FIFOs require a free running read clock (RCLK) and write clock (WCLK). Read and write operations are synchronized to these clocks. The control signals consist of a read enable (/REN), write enable (/WEN) and output enable (/OE). The flag scheme uses the empty, full, and half-full flags (and optional almost full, almost empty). Timing is not FWFT, so the first word written to the FIFO resides in a memory cell.
 - FWFT Synchronous FIFO: FWFT FIFOs are similar to standard synchronous FIFOs. They require a free running read clock (RCLK) and write clock (WCLK). Read and write operations are synchronized to these clocks. The control signals consist of a read enable (/REN), write enable (/WEN) and output enable (/OE). The internal architecture is first-word fall-through (FWFT), which means that the first data element written to the FIFO goes directly to the output buffer instead of residing in a memory cell. The flag scheme is also different and is a direct result of the FWFT architecture. FWFT FIFOs use output ready (OR) and input ready (IR) flags instead of empty and full flags. They also use a half full flag (and optional almost full, almost empty flag.)



Asynchronous/Strobed FIFO

Because the asynchronous and strobed FIFOs are so similar, they are explained together. The first data written to the FIFO falls through to the output buffer of the FIFO and is available for the next read, which is indicated by the \overline{EF} becoming invalid. When a read is issued, the data in the output buffer is read, and the next data in the memory array (pointed to by the FIFO read pointer) is brought to the output buffer in preparation for the next read. This maps perfectly to the asynchronous interface of the EMIF because data is latched by the 'C6000 when the \overline{ARE} signal becomes inactive.

Asynchronous FIFO

For asynchronous FIFOs, data reads and writes are not edge-triggered. Instead, data writes are initiated by a low level on write enable (\overline{W}) when the full flag is not asserted. The data is actually written on the rising edge of the write-enable signal. Data reads are initiated by low level on read enable (\overline{R}) when the empty flag is not asserted. For this type of FIFO, it is actually the \overline{R} signal that takes the output data bus ($Q[x:0]$) out of high impedance state immediately before the data becomes valid, as shown in Figure 2. Figure 1 and Figure 3 show the interface between the EMIF and two 18-bit-wide asynchronous FIFOs. The EMIF directly interfaces to the lower 16 bits of each FIFO, logically combining them to appear as a single 32-bit-wide FIFO. This is referred to as width expansion and is covered in detail in most FIFO data sheets.

The external logic block shown in Figure 1 and Figure 3 is required to glue the EMIF to the FIFO. Of primary concern in this example is that the \overline{R} and \overline{W} signal on the FIFO is only activated when this memory space is activated (by the \overline{CE} signal). This can be done by ORing the appropriate strobe signal with the \overline{CE} signal:

- $\overline{R} = \overline{CE} + \overline{ARE}$
- $\overline{W} = \overline{CE} + \overline{AWE}$

Figure 2 shows the timing diagram illustrating both the outputs from the EMIF and the inputs to the asynchronous FIFO for a read cycle. Figure 6 shows the write cycle.

Figure 1. Asynchronous FIFO Interface for Read Transmission





Figure 2. Asynchronous FIFO Read



Timing Constraints for Asynchronous FIFO Read Interface

- Setup ≥ 1 (minimum allowed by 'C6000)
- Strobe $\geq (t_{dmax} + t_{plmax} + t_{acc(m)} + t_{su})/t_{cyc}$
- Strobe $\geq (t_{trp(m)})/t_{cyc}$
- Strobe + Hold + Setup $\geq (t_{trc(m)})/t_{cyc}$

Figure 3. Asynchronous FIFO Interface for Write Transmission





Figure 4. Asynchronous FIFO Write



Timing Constraints for Asynchronous FIFO Write Interface

- Setup ≥ 1 (minimum allowed by 'C6000)
- Strobe $\geq (t_{wp(m)})/t_{cyc}$
- Setup + Strobe $\geq (t_{su(m)} + t_{skew} - t_{plmin})/t_{cyc}$
- Setup + Strobe + Hold $\geq (t_{wc(m)})/t_{cyc}$
- Hold $\geq (t_{skew} + t_{plmax} + t_{ih(m)})/t_{cyc}$

Async Strobed FIFO

The strobed FIFO is similar to the asynchronous FIFO. The addition of an output-enable (/OE) signal, which is responsible for 3-stating the output data bus, allows the FIFO to use the read-enable signal (UNCK) as an edge trigger. The write cycle is identical to the asynchronous FIFO write cycle.

Figure 5 and Figure 7 show the interface between the EMIF and two 18-bit-wide strobed FIFOs. The EMIF directly interfaces to the lower 16 bits of each FIFO, logically combining them to appear as a single 32-bit-wide FIFO. This is referred to as width expansion and is covered in detail in most FIFO data sheets.

The external logic block shown in Figure 5 and Figure 7 is required to glue the EMIF to the FIFO. The UNCK, LDCK, and /OE signals can be created by logically ORing the asynchronous control signals from the EMIF as follows:

- $UNCK = /CE + /ARE$
- $LDCK = /CE + /AWE$
- $/OE = /CE + /AOE$

Figure 5 shows the timing diagram illustrating both the outputs from the EMIF and the inputs to the strobed FIFO for a read cycle. The write cycle is not shown because it is identical to the cycle shown above for asynchronous FIFO. These timing diagrams illustrate the creation of the FIFO signals with the above logic.

Figure 5. Strobed FIFO Interface for Read Transmission








Figure 6. Strobed FIFO Read



Timing Constraints for Strobed FIFO Read Interface

- Setup ≥ 1 (minimum allowed by 'C6000)
- Setup + Strobe $\geq (t_{dmax} + t_{plmax} + t_{oe(m)} + t_{su})/t_{cyc}$
- Hold + Setup + Strobe $\geq (t_{dmax} + t_{plmax} + t_{acc(m)} + t_{su})/t_{cyc}$
- Strobe $\geq (t_{rp(m)})/t_{cyc}$
- Setup + Strobe + Hold $\geq (t_{rc(m)})/t_{cyc}$
- Hold $\geq t_{ih} - (t_{dmin} + t_{plmin} + t_{oez(m)})$

Figure 7. Strobed FIFO Interface for Write Transmission



Timing Constraints for Strobed FIFO Write Interface

Same as for asynchronous. See the section, *Timing Constraints for Asynchronous FIFO Write Interface*.

Standard and FWFT Synchronous FIFOs

Two types of synchronous FIFOs often go by different names. The first type is referred to as a standard synchronous FIFO. The second type is referred to as an FWFT (first-word fall-through) synchronous FIFO. The biggest difference between the two types is what occurs on the first write cycle. FWFT FIFOs exhibit first-word fall-through (FWFT), which offers a simpler and faster interface to the asynchronous interface of the EMIF.

Both types of FIFO employ a read clock (RCLK) and a write clock (WCLK) along with read-enable (/REN), write-enable (/WEN), and output-enable (/OE) signals. Data is written on a rising edge of the WCLK, if the /WEN pin is asserted. The read operation is started on a rising edge of the RCLK, if the /REN and /OE pins are asserted. The /OE signal causes the output buffer to turn on, allowing the data to be read. The actual read cycle causes the data in memory to be available a time t_{acc} after the RCLK rising edge.

The major advantage offered by FWFT FIFOs is the first write-cycle operation, which is a first-word fall-through scheme (FWFT). FWFT is similar to the standard timing FIFO. When the first write is performed, the data is automatically fed through to the output buffer instead of residing in a memory cell. Thus, when a read is performed, the /OE signal actually causes the data to appear on the bus, and the /REN signal pulls the next valid memory location to the output buffer so that it is ready for the next read. Thus, for FWFT, data can be read with a 0-cycle latency.



FWFT Synchronous FIFO Interface

The external logic block shown in Figure 10 and Figure 8 may be required to glue the EMIF to a FWFT sync FIFO. The /REN, /WEN, and /OE signals are created by logically ORing the asynchronous control signals from the EMIF as follows:

- $RCLK = /ARE$
- $WCLK = /AWE$
- $/WEN = /CEx + !(/AOE)$
- $/REN = /CEx + /AOE$
- $/OE = /CEx + /AOE$

Note that no glue is required to create the RCLK and WCLK signals of the FIFO. This is because synchronous FIFOs are designed to operate with a free running clock. By not gating RCLK and WCLK with the /CE signal, extra clock pulses may be seen by the FIFO when EMIF accesses to other CE spaces occur. This gives the advantage of updating the FIFO state while not accessing the FIFO, because the internal state of the FIFO is updated on a read and/or write clock edge.

In addition, if only a single direction interface is used in a CE space, glue can be avoided for this interface. For example, if only a write FIFO is used in CE1, the /CE1 output can be used directly as the /WEN signal of the FIFO. Similarly, if a read FIFO is used in CE2, the /CE2 output can be used directly as the /REN signal of the FIFO. When operating with a no-glue interface, it is possible to inadvertently access the FIFO by performing incorrect access. Based on the previous example, if a write to CE2 (which contains a read FIFO) is performed inadvertently, the /CE2 signal will be asserted externally and will turn on the output data buffers of the FIFO via the /OE input. At the same time, data will be driven by the 'C6000 EMIF, causing data contention on the bus and potential damage to both devices. Also, if a glueless interface as described here is implemented, care should be taken to not access these memory spaces via a debugger memory window, as this changes the state of the FIFO and possibly causes contention on the data bus.

FWFT Sync FIFO Write Interface

From the FIFO writer's control signal point of view, there is no functional difference between FWFT and standard synchronous FIFOs since data is always written with a 0-cycle latency. That is, the FIFO latches data at the same time as the write command is received.

For FWFT FIFOs, because the output buffer is used as a valid storage location (the first write goes directly to the output buffer), $D + 1$ writes can occur before the FIFO is full (the input is no longer ready), where D is the depth of the FIFO. As a result of this, FWFT FIFOs use an input ready flag (IR) flag rather than a full flag (FF) to indicate the subtle difference. The input ready flag indicates whether the entire FIFO depth (D) plus the output buffer is occupied.



Figure 8. FWFT Sync FIFO Interface for Write Transmission





Figure 9. FWFT FIFO Write Timing



Timing Constraints for FWFT Write Interface

- Setup ≥ 1
- Setup + Strobe $\geq (t_{su(m)} + t_{skew}) / t_{cyc}$
- Setup + Strobe $\geq (t_{ens(m)} + t_{plmax} + t_{skew}) / t_{cyc}$
- Strobe $\geq (t_{ckl(m)}) / t_{cyc}$
- Hold + Setup $\geq (t_{ckh(m)}) / t_{cyc}$
- Setup + Strobe + Hold $\geq (t_{wc(m)}) / t_{cyc}$
- Hold $\geq (t_{ih(m)} + t_{skew}) / t_{cyc}$

FWFT Sync FIFO Read Interface

From the FIFO reader's point of view, the FWFT FIFO offers a significant advantage over a standard synchronous FIFO because the asynchronous interface of the EMIF is used. Standard synchronous FIFOs are ideal for the situation where the memory controller latches the data one cycle after the read command is issued. The EMIF asynchronous interface instead latches data at the end of the strobe period.

Figure 11 shows two back-to-back reads from a FWFT FIFO. Because the first data written to the FIFO automatically goes to the output buffer, the /OE signal of the FIFO brings valid data to the data bus and is latched by the 'C6000. The rising edge of RCLK brings the next data to the output buffer in preparation for the next read.

Figure 10. FWFT Sync FIFO Interface for Read Transmission





Figure 11. FWFT FIFO Read



Timing Constraints for FWFT Read Interface

- Setup ≥ 1
- Setup + Strobe $\geq (t_{dmax} + t_{plmax} + t_{oe(m)} + t_{su})/t_{cyc}$
- Setup + Strobe $\geq (t_{ens(m)} + t_{plmax} + t_{skew})/t_{cyc}$
- Strobe $\geq (t_{ckl(m)})/t_{cyc}$
- Hold + Setup $\geq (t_{ckh(m)})/t_{cyc}$
- Setup + Strobe + Hold $\geq (t_{rc(m)})/t_{cyc}$
- Hold + Setup + Strobe $\geq (t_{dmax} + t_{acc(m)} + t_{su})/t_{cyc}$


FWFT Flag Scheme

Because the FWFT FIFO offers an additional valid storage location in the output buffer, a slightly different flag scheme is used. The FWFT FIFO uses an output ready flag (OR) rather than an empty flag (/EF) to indicate that valid data is in the output buffer.



Figure 12 shows the scenario for the last read from a FWFT FIFO. Q(D) represents the second to last valid data and Q(D+1) shows the last piece of valid data. During the first read, Q(D) is in the output buffer, and the read command brings Q(D+1) to the output buffer in preparation for the last read. As the diagram shows, the OR flag indicates that unread data is in the output buffer and does not go low until after the last data is read from the output buffer.

Figure 12. Flag Timing for Last Read



Standard Synchronous FIFO Interface

The external logic block shown in Figure 13 and Figure 14 is required to glue the EMIF to a standard synchronous FIFO. The /REN, /WEN, and /OE signals are created by logically ORing the asynchronous control signals from the EMIF with the CE signal.


- $RCLK = !(/ARE)$
- $WCLK = /AWE$
- $/WEN = /CEx + !(/AOE)$
- $/REN = /CEx + /AOE$
- $/OE = /CEx + /AOE$

Notice that the logic required for the write interface is identical to that used for the FWFT sync FIFO write interface. The read interface is similar, except the RCLK signal must be inverted to allow the read data to be latched a time $t_{acc(m)}$ after the read command. If desired, the interface used for the FWFT interface can be used for the standard interface as well, but software complexities arise because the first word read from an empty FIFO would be invalid.

Standard Sync FIFO Write Interface

For standard synchronous FIFOs, D (D = FIFO depth) writes can occur before the FIFO is full because the first write goes directly to a memory cell and the output buffer is not used as a valid storage location. This is the only difference between a standard synchronous FIFO write interface and a FWFT FIFO write interface. The timing is the same as defined above for the FWFT FIFO write interface.

Figure 13. Synchronous FIFO Write Interface



Standard Sync FIFO Read Interface

With a standard synchronous FIFO, the first data written to the FIFO after reset remains in a memory cell and the output buffer is empty. For the first read access, the read is started when /REN is active at the rising edge of RCLK, and brings the data to the output buffer a time t_{acc} after RCLK goes high.

Therefore, to interface to a standard synchronous FIFO, the output read strobe of the 'C6000 must be inverted so that the 'C6000 latches data on the falling edge of the read strobe. The drawback to this approach is that the programmed Read Strobe period of the 'C6000 must be extended to accommodate the access time of the FIFO. This is shown in Figure 15.



Figure 14. Synch FIFO Read Interface





Figure 15. Standard Synchronous FIFO Read





Timing Constraints for Standard Sync FIFO Read Interface

- Setup ≥ 1
- Strobe $\geq (t_{dmax} + t_{plmax} + t_{acc(m)} + t_{su})/t_{cyc}$
- Setup $\geq (t_{ens(m)} + t_{skew})/t_{cyc}$
- Strobe $\geq (t_{ckh(m)})/t_{cyc}$
- Hold + Setup $\geq (t_{ckl(m)})/t_{cyc}$
- Setup + Strobe + Hold $\geq (t_{rc(m)})/t_{cyc}$

Sync FIFO Flag Synchronization

Another key feature of FWFT and standard synchronous FIFOs is that flags are synchronized to either the read or write clock. The read clock controls /EF for standard sync FIFOs and OR for FWFT sync FIFOs. The write clock controls /FF for standard synchronous FIFOs and IR for FWFT sync FIFOs. The boundary flags are only updated by a rising edge of its controlling clock³. This presents a problem for both types of FIFOs because the EMIF is using an asynchronous interface and there is no free running clock tied to the FIFO.

For example, if the FIFO is empty, a write to the FIFO causes data to go to a location in the FIFO. However, the OR/EF flag does not get updated until there is a pulse at the RCLK input. This can be accomplished in several ways.

- First, because the clock input of the FIFO in the above solutions are not gated by the /CEx signal, if accesses to other memory spaces cause the /ARE and/or /AWE signal to toggle, the appropriate flag of the FIFO will be updated.
- Another alternative is possible, if unused memory spaces are in the system. If this is the case, the empty memory space can be defined as an asynchronous memory type. If the FIFO flags are not up to date, reads or writes can be done to the empty memory space, causing the FIFO clock to toggle and update its state. If desired, this can be set up as a periodic DMA transaction or a periodic interrupt software routine so that polling will not be necessary.
- A third alternative can be used, if the first two are not possible. If the FIFO flags are not up to date, issuing a dummy access to the FIFO will force the state to update. For example, if the OR/EF flag indicates an empty state even though there is data in the FIFO, a dummy read will not actually read data from the FIFO but merely update the OR flag, indicating that the next read will proceed as desired. Similarly, if a read is done from a full FIFO, a dummy write must be issued to get the IR/FF to update.

³ This usually does not apply to half-full and almost-full/almost empty flags but may for some devices.



Special Considerations for Synchronous FIFOs

The following list contains peculiarities associated with certain FIFOs. This list is far from complete but is included to assist the user in making avoidable design errors. Therefore, the user should ensure that the chosen FIFO for a given design meets the timing requirements of the 'C6000 and that both the 'C6000's operation and the FIFO's operation is fully understood.

- ❑ Some synchronous FIFOs have special reset requirements that require a given number of RCLK and WCLK cycles to occur while the reset signal is active low. This is a problem with the interface discussed because the solution provided uses the /ARE and /AWE to create a clock and thus does not have a free-running clock provided to the FIFO. A 'C6000 general-purpose output can be used as the reset signal of the FIFO. The 'C6000 can then force clock transitions before releasing reset.
- ❑ Some synchronous FIFOs offer a single AF/AE signal instead of two distinct AF and AE signals. To create a dedicated AF (or AE) input to the 'C6000, external logic must be used to determine the state based on the status of the other state flags.
- ❑ Do not assume that a particular FIFO behaves exactly as this document describes because of the many variations that exist.

TI FIFO Selection Guide

Texas Instruments has six low-voltage FIFOs that fall into two categories: three strobed FIFOs and three FWFT synchronous FIFOs. These devices are summarized in Table 7.

Table 7. TI Low-Voltage FIFOs

EMIF Pin	FIFO Signal	Description
Strobed FIFO	SN74ALVC7804	512 x 18, 40-MHz operation with toe = 10 ns and tacc = 18 ns
	SN74ALVC7806	256 x 18, 40-MHz operation with toe = 10 ns and tacc = 18 ns
	SN74ALVC7814	64 x 18, 40-MHz operation with toe = 10 ns and tacc = 18 ns
FWFT Sync FIFO	SN74ALVC7803	512 x 18, 50-MHz operation with toe = 11 ns and tacc = 13 ns
	SN74ALVC7805	256 x 18, 50-MHz operation with toe = 11 ns and tacc = 13 ns
	SN74ALVC7813	64 x 18, 50-MHz operation with toe = 11 ns and tacc = 13 ns

These devices are well suited to interfacing to the EMIF of the 'C6000 series of DSPs. The *Full Example for Read Interface* and *Full Example for Write Interface* sections provide a complete description of the interface between a 'C6000 DSP and a strobed FIFO.

The advantages and disadvantages associated with both types of interface are summarized below:



Strobed FIFO

- Advantages
 - Simpler software interface because boundary flags (OR and IR) update without needing a free running clock
- Disadvantages
 - Requires glue, regardless of system configuration
 - Slightly slower interface than TI's FWFT Sync FIFOs

FWFT Sync FIFO

- Advantages
 - Requires glue for generic interface. If only a single FIFO direction is used in a CE space, glue can be avoided.
 - Slightly faster interface than TI's strobed FIFOs
- Disadvantages
 - More complicated software because boundary flags are only updated when a CLK edge is detected at the FIFO. This means dummy reads and/or writes may need to be issued to the FIFO to get the state to update.

Flag Polling

Several options can be used to control reading/writing to a FIFO efficiently. A couple of different options include software polling and hardware control via the DMA (direct memory access) and interrupts. The 'C6000 can use all of the available flags to control access to the FIFO or only a subset, depending on which factors are important.

Software polling is a simple and effective way to service a FIFO. Unused McBSP pins or timer input pins can be used as general-purpose inputs. The FIFO flags can be input into the appropriate general-purpose input and, depending on the state of the flags, access to the FIFO can occur. For example, if high throughput is important, the full flag can be monitored, and a DMA read burst equal to the depth of the FIFO can be performed when the FIFO is full. Or if the FIFO is half full but not full, a DMA read burst equal to half the FIFO depth can be performed.

If high throughput is not desired but low latency is important instead, the empty flag can be monitored. Whenever the FIFO is not empty, reads can be done until it is empty.

Other means of control could use an external interrupt that could automatically trigger the DMA to perform a burst. For example, if the /FF were tied to an external interrupt, it could trigger a DMA read burst equal to the depth of the FIFO.

There are several situations to be aware of:

- If the FIFO is allowed to become full, the write end of the FIFO will be blocked.
- If the FIFO becomes empty, the read end of the FIFO will be blocked.
- If just the HF flag is used to trigger bursts, it is possible to become 'stuck' in one half of the FIFO; stuck half full, or stuck half empty, depending on the implementation of

the HF flag. For example, if the HF represents half full or more and the FIFO becomes full, a read burst of D/2 does not take the FIFO out of the half-full state. Or if the half-full flag represents more than half full and the FIFO becomes empty, a write burst of D/2 does not take the FIFO out of the less than half-full state.

The ideal solution allows maximum throughput, minimal software intervention, minimal amount of resources used (interrupts and general-purpose inputs), and minimal head-of-line blocking.

Overview of EMIF

EMIF Signal Descriptions

Figure 16 shows a block diagram of the EMIF, the interface between external memory and the other internal units of the 'C6000. The signals described in Table 8, however, focus on the asynchronous interface and the shared interface signals, which are used for an interface between the 'C6000 and an external FIFO.

Figure 16. 'C6201/'C6701 EMIF SBSRAM Interface Block Diagram




Figure 17. 'C6202 EMIF SBSRAM Interface Block Diagram




Figure 18. 'C6211/'C6711 EMIF SBSRAM Interface Block Diagram




Table 8. Signals Used in FIFO Interface: Shared Signals and Asynchronous Signals

EMIF Pin	FIFO Signal	Description
ED(31:0)	I/O/Z	Data I/O. 32-bit data input/output from external memories and peripherals.
/CE _x	O/Z	External /CE _x chip-select. The external chip-select is used to gate off the strobe to external FIFOs when appropriate. In some cases, the /CE _x signal can be used directly as the control signal for the FIFO
ARDY	I	Ready. Asynchronous ready input used to insert wait states for slow memories and peripherals. Not used for FIFO interface. Should be pulled high with pull-up resistor.
/AOE	O/Z	Output enable. Active-low output enable for asynchronous memory interface.
/AWE	O/Z	Write strobe. Active-low write strobe for asynchronous memory interface.
/ARE	O/Z	Read strobe. Active-low read strobe for asynchronous memory interface.

Clocking the 'C6211/'C6711 EMIF

The EMIF of the 'C6211/'C6711 requires an external clock to be provided via the ECLKIN input. For simplicity, CLKOUT2 can be routed into the ECLKIN pin to avoid the extra hardware required to create a clock externally. This method has the restriction of only allowing a memory interface at 1/2x the CPU clock speed (which is 75 MHz for a 150-MHz device).


If an external clock is provided, the EMIF can operate up to 100 MHz. The *TMS320C6211 Fixed-Point Digital Signal Processor* and *TMS320C6711 Floating-Point Digital Signal Processor* data sheets specify that the rise/fall time of the externally provided clock must be no longer than 3 ns. This can prove difficult with most off-the-shelf oscillators. The recommended approach is to use the ICS501 PLL multiplier chip, which can produce a wide range of frequency outputs with standard crystals.

Byte Lane Alignment on the 'C6211/'C6711 EMIF

The 'C6211/'C6711 EMIF offers the capability to interface to 32-bit-, 16-bit-, and 8-bit-wide memories. Depending on the endianness of the system, a different byte lane is used for all memory interfaces. The alignment required is shown in Figure 19.

Note that BE3 always corresponds to ED[31:24], BE2 always corresponds to ED[23:16], BE1 always corresponds to ED[15:8], BE0 always corresponds to ED[7:0], regardless of endianness.

Figure 19. Byte Lane Alignment vs. Endianness on the 'C6211/'C6711





EMIF Registers

Control of the EMIF and the memory interfaces it supports is maintained through a set of memory-mapped registers within the EMIF. The memory-mapped registers are shown in Table 9.

Table 9. EMIF Memory-Mapped Registers

Byte Address	Name
0x01800000	EMIF global control
0x01800004	EMIF CE1 space control
0x01800008	EMIF CE0 space control
0x0180000C	Reserved
0x01800010	EMIF CE2 space control
0x01800014	EMIF CE3 space control

CE Space Control Registers

The four CE space control registers (Figure 20 and Figure 21) correspond to the four CE spaces supported by the EMIF. The MTYPE field identifies the memory type for the corresponding CE space. If MTYPE selects SDRAM or SDRAM, the remaining fields in the register do not apply. If an asynchronous type is selected (ROM or 32-bit asynchronous), the remaining fields specify the shaping of the address and control signals for access to that space. Table 10 contains a more detailed description of the asynchronous configuration fields, which are used in the FIFO interface.

Figure 20. 'C6201/'C6202/'C6701 EMIF CE(0/1/2/3) Space Control Register Diagram




Figure 21. 'C6211/'C6711 EMIF CE(0/1/2/3) Space Control Register Diagram






Table 10. EMIF CE(0/1/2/3) Space Control Registers Bitfield Description

Field	Description
READ SETUP WRITE SETUP	Setup width. Number of clock [†] cycles of setup for address (EA) and byte enables (/BE(0-3)) before read strobe (/ARE) or write strobe (/AWE) falling. On the first access to a CE space, this is also the setup after /CE falling.
READ STROBE WRITE STROBE	Strobe width. The width of read strobe (/ARE) and write strobe (/AWE) in clock* cycles.
READ HOLD WRITE HOLD	Hold width. Number of clock [†] cycles that address (EA) and byte strobes (/BE(0-3)) are held after read strobe (/ARE) or write strobe (/AWE) rising. These fields are extended by one bit on the 'C6211/'C6711.
MTYPE	Memory Type 'C6201/'C6202/'C6701 only: MTYPE = 000b: 8-bit-wide ROM (CE1 only) MTYPE = 001b: 16-bit-wide ROM (CE1 only) MTYPE = 010b: 32-bit-wide asynchronous interface 'C6211/'C6711 only: MTYPE = 0000b: 8-bit-wide asynchronous interface MTYPE = 0001b: 16-bit-wide asynchronous interface MTYPE = 0010b: 32-bit-wide asynchronous interface
TA [‡]	Turnaround time. Controls the number of ECLKOUT cycles between a read and a write or between two reads.

[†] Clock = CLKOUT1 for 'C6201/'C6202/'C6701. Clock = ECLKOUT for 'C6211/'C6711.

[‡] + Applies to 'C6211/'C6711 only

Full Example for Read Interface

This section walks through the configuration steps required to implement TI's SN74ALVC7806 strobed FIFO with the TMS320C6201B. The SN74ALVC7806 is a 256 x 18 device with an access time of 18 ns and a maximum frequency of 40 MHz.

The following assumptions are made:

- The FIFO is used in address space CE0.
- CLKOUT1 = 200 MHz, therefore t_{cyc} is 5 ns.
- The FIFO is used as a block buffer for transferring a set number of 128 word frames between two points.

Based on the assumptions, a flag scheme must be used that works efficiently under these conditions. Because frames of one-half the FIFO depth are transferred at a time, it is convenient to use the HF flag in conjunction with the DMA to perform the transfers. As mentioned earlier, if the HF flag is the sole means of triggering a transaction from the FIFO, there is a risk of becoming stuck in one-half the FIFO. To overcome this, it is necessary to use a general-purpose input to also monitor the state of the HF flag.



This example details both the asynchronous interface settings required to interface to this specific FIFO and the code and algorithm techniques used to monitor the FIFO status and read and write to/from the FIFO. Although the asynchronous settings and programmable logic are specific to this FIFO, the remainder of this example can be applied to most FIFOs, if the asynchronous settings and logic described above are used.

Hardware Interface


Figure 22 shows the interface between the EMIF and TI's SN74ALVC7806.

Because in this example we want to transfer 128 words, we also want to have the FIFO signal the CPU when this has occurred via an interrupt. Because interrupts for the 'C6000 are triggered on the rising edge (or falling edge but not both), the interrupt only informs the CPU of a transition to half full. Therefore, to know what state the FIFO is in at all times, the TINP0 pin is used as a general-purpose input. The logic for this example is as follows:

- UNCK = /CE0 + /ARE
- /OE = /CE0 + /AOE
- INT6 = HF
- TINP0 = HF

Thus, INT6 is set on a low-to-high transition of HF, which implies that it is set when the buffer becomes half full. Monitoring the TINP0 pin can be accomplished to always know the state of the FIFO.

Figure 22. Read Interface for SN74ALVC7806





Software Setup

Register Configuration

Table 11 through Table 14 summarize the timing characteristics of the 'C6201B and the SN74ALVC7806 FIFO, which are used to calculate the values for the CEO space configuration register. This data is taken from the *TMS320C6201/6201B Fixed-Point Digital Signal Processors* data sheet and the *SN74ALVC7806 FIFO Data Sheet*.

Table 11. EMIF Input Timing Requirement Definitions

Timing Parameter	Definition	Min	Max
t_{su}	Data setup time, read D before CLKOUT1 high	4 ns	
t_h	Data hold time, read D after CLKOUT1 high	0.8 ns	

Table 12. EMIF—Output Timing Characteristics (Data, Address, Control)

Timing Parameter	Definition	Min	Max
t_d	Output delay time, CLKOUT1 high to output signal valid	-0.2 ns	4 ns

Table 13. FIFO—Input Timing Requirement

Timing Parameter	Definition	Min	Max
$t_{rp(m)}$	Minimum required read pulse width	8 ns	
$t_{su(m)}$	Data setup time required by the FIFO for writes, write D before /W High	5 ns	
$t_{h(m)}$	Data hold time required by the FIFO for writes, write D after /W high	0	
$t_{ens(m)}$	Enable setup time, time required from /OE, /REN, /WEN low to UNCK high	5 ns	
$t_{rc(m)}$	Length of the read cycle	25 ns	

Table 14. FIFO—Output Timing Characteristics

Timing Parameter	Definition	Min	Max
$t_{oe(m)}$	Output enable time, /OE low to output valid		10 ns
$t_{acc(m)}$	Access time, from RCLK or /RE to ED valid		18 ns

Table 15. External Logic Characteristics of SN74LVC32A

Timing Parameter	Definition	Min	Max
t_{pl}	Logic propagation, time from input to external logic valid to output valid	1.5 ns	3.8 ns



Read Calculations

- Setup ≥ 1

SETUP = 1 cycle

- Setup + Strobe $\geq (t_{dmax} + t_{plmax} + t_{oe(m)} + t_{su})/t_{cyc}$

Therefore,

$$\text{STROBE} \geq (t_{dmax} + t_{plmax} + t_{oe(m)} + t_{su})/t_{cyc} - \text{SETUP}$$

$$= (4\text{ns} + 3.8\text{ns} + 10\text{ns} + 4\text{ns})/5\text{ns} - 1 \text{ cycle}$$

$$\geq 3.4 \text{ cycles}$$

STROBE = 4 cycles, increased by 1 cycle to attain desired timing margin;
margin = 3 ns

- Hold + Setup + Strobe $\geq (t_{dmax} + t_{plmax} + t_{acc(m)} + t_{su})/t_{cyc}$

Therefore,

$$\text{HOLD} \geq (t_{dmax} + t_{plmax} + t_{acc(m)} + t_{su})/t_{cyc} - \text{Setup} - \text{Strobe}$$

$$\geq (4\text{ns} + 3.8\text{ns} + 18 \text{ ns} + 4\text{ns})/5\text{ns} - 1 \text{ cycle} - 4 \text{ cycles}$$

$$\geq 1 \text{ cycles}$$

HOLD = 2 cycle, rounded up to attain desired timing margin; margin = 5 ns

- Strobe $\geq (t_{rp(m)})/t_{cyc}$

STROBE $\geq 8 \text{ ns} / 5 \text{ ns} = 1.6 \text{ cycles}$, which is satisfied with previously calculated value of 4 cycles.

$$\text{Setup} + \text{Strobe} + \text{Hold} \geq (t_{rc(m)})/t_{cyc}$$

Therefore,

$$\text{SETUP} + \text{STROBE} + \text{HOLD} \geq 25\text{ns}/5\text{ns}$$

$$\geq 5 \text{ cycles, which is satisfied with the previously calculated value of 7 cycles.}$$

- Hold $\geq t_{ih} - (t_{dmin} + t_{plmin} + t_{oez(m)})$

Hold $\geq (0.8 \text{ ns} - (-0.2\text{ns} + 1.5\text{ns} + 2 \text{ ns}) / 5 \text{ ns} \geq -0.5 \text{ cycles}$, which is satisfied with previously calculated value of 1 cycle.

Using the above calculations, the CE space control register can now be properly configured. Figure 23 shows the CE0 space control register with the properly assigned values for each field. MTYPE = 010 identifies the memory in this address space as 32-bit-wide asynchronous memory; the other fields are used as calculated above. Notice that because this example is for a read interface, the write parameters are all set to their maximum value.



Figure 23. EMIF CE0 Space Control Register Diagram for '7806

31	28	27	22	21	20	19	16			
WRITE SETUP		WRITE STROBE			WRITE HOLD		READ SETUP			
1111		111111			11		0001			
15	14	13	8	7	6	4	3	2	1	0
Reserved		READ STROBE			rsv	MTYPE		Reserved		READ HOLD
11		000100			0	010		00		10

Flag Monitoring

The software must provide a means of making sure that invalid reads are not done from the FIFO, and that the FIFO does not become stuck in the top half of the FIFO, leaving unread data when the algorithm is complete or not allowing the algorithm to complete.

To accomplish this, the Ext_INT6 signal is used to trigger a read from the FIFO of one-half the burst length. After the DMA has finished this burst, there is still a possibility that the FIFO is more than half full. This could happen in the case where the writer continues to write to the FIFO once the read has begun, and is either writing faster or at the same rate as the reader, in effect leaving the FIFO in the same state as before the read burst was done. If this was not detected, the FIFO would be stuck half full.

To prevent this from happening, when the DMA has completed the burst of half the FIFO, the TOUT0 pin is checked to see if the FIFO is still half full. If it is, another burst will be done. This is repeated until the FIFO is less than half full and is in a state where the HF flag can cause an interrupt.

The following software example uses the *TMS320C6000 Peripheral Support Library* to set up the DMA, EMIF, and the appropriate interrupts as described, along with setting the control registers of the EMIF to interface to the FIFO.

Sample Code

```

/*****
/* Fiforead.c
/*
/* This program uses the HF flag of a FIFO to
/* trigger reads, guaranteeing that the FIFO is
/* never blocked for the writer, giving high
/* throughput for the reader (bursts of D/2 = 128)
/* and guaranteeing that the the reader will not be
/* stuck in the top half of the FIFO.
/*
/* Assumes that:
/*   Ext_Int6 = HF
/*   TINP0 = HF
/*   Fifo in CE0
*****/

#include <dma.h>
#include <emif.h>
#include <intr.h>
#include <timer.h>

#define FIFO_ADDR 0x00400000
#define BUFF_ADDR 0x80000000

```



```
#define FIFO_DEPTH 256
#define NUM_FRAMES 8

void set_EMIF();
void set_DMA();
void set_intr();
interrupt void c_int06();
interrupt void c_int08();
int fifo_halffull();

int num_frames = NUM_FRAMES;
int done = 0;

void
main(){

    set_EMIF();
    set_intr();
    set_DMA();

    while (!done){
        // execute_user_code
    }

    printf("DONE \n\n");
}

/* This function sets up ce0 as ASRAM */
void set_EMIF(){

    /* Get default values for all EMIF registers */
    unsigned int g_ctrl    = GET_REG(EMIF_GCTRL);
    unsigned int ce0_ctrl  = GET_REG(EMIF_CE0_CTRL);
    unsigned int ce1_ctrl  = GET_REG(EMIF_CE1_CTRL);
    unsigned int ce2_ctrl  = GET_REG(EMIF_CE2_CTRL);
    unsigned int ce3_ctrl  = GET_REG(EMIF_CE3_CTRL);
    unsigned int sdram_ctrl = GET_REG(EMIF_SDRAM_CTRL);
    unsigned int sdram_ref = GET_REG(EMIF_SDRAM_REF);

    /* Configure CE0 as ASRAM for FIFO interface */
    LOAD_FIELD(&ce0_ctrl, MTYPE_32ASYNCR, MTYPE          , MTYPE_SZ          );
    LOAD_FIELD(&ce0_ctrl, 1                , READ_SETUP    , READ_SETUP_SZ  );
    LOAD_FIELD(&ce0_ctrl, 4                , READ_STROBE    , READ_STROBE_SZ );
    LOAD_FIELD(&ce0_ctrl, 2                , READ_HOLD     , READ_HOLD_SZ   );

    /* Store EMIF Control Registers */
    emif_init(g_ctrl, ce0_ctrl, ce1_ctrl, ce2_ctrl, ce3_ctrl,
              sdram_ctrl, sdram_ref);
}

/* set up the DMA */
void set_DMA(){
    unsigned int channel = 0;
    unsigned int pri_ctrl= GET_REG(DMA0_PRIMARY_CTRL);
    unsigned int sec_ctrl= GET_REG(DMA0_SECONDARY_CTRL);
    unsigned int src_addr = 0;
```




```
unsigned int dst_addr = 0;
unsigned int trans_ctr= 0;

dma_reset();

/** Set DMA primary control register for channel 0 **/

LOAD_FIELD(&pri_ctrl, DMA_STOP_VAL    , START    , START_SZ);
LOAD_FIELD(&pri_ctrl, DMA_ADDR_NO_MOD, SRC_DIR, SRC_DIR_SZ);
LOAD_FIELD(&pri_ctrl, DMA_ADDR_INC    , DST_DIR, DST_DIR_SZ);
LOAD_FIELD(&pri_ctrl, DMA_ESIZE32     , ESIZE  , ESIZE_SZ);
SET_BIT(&pri_ctrl, PRI);
SET_BIT(&pri_ctrl, TCINT);

/** Set DMA secondary control register for channel 0 **/
LOAD_FIELD(&sec_ctrl, DMAC_BLOCK_COND, DMAC_EN, DMAC_EN_SZ);
SET_BIT(&sec_ctrl, BLOCK_IE);

/** Set source address register **/
src_addr = FIFO_ADDR;

/** Set destination address register **/
dst_addr = BUFF_ADDR;

/** Set transfer counter **/
LOAD_FIELD(&trans_ctr, FIFO_DEPTH/2, ELEMENT_COUNT, ELEMENT_COUNT_SZ);

/** Set the DMA registers **/
dma_init(channel, pri_ctrl, sec_ctrl, src_addr, dst_addr,trans_ctr);
}

/****
/* This routine uses the Peripheral Support Library functions
/* to initialize the interrupt vector table and enable the required
/* interrupts.
/****/
void
set_intr()
{
    intr_init();
    intr_map(CPU_INT6, ISN_EXT_INT6);
    intr_map(CPU_INT8, ISN_DMA_INT0);
    intr_hook(c_int06, CPU_INT6);
    intr_hook(c_int08, CPU_INT8);

    INTR_GLOBAL_ENABLE;
    INTR_ENABLE(CPU_INT_NMI);
    INTR_ENABLE(CPU_INT6);
    INTR_ENABLE(CPU_INT8);
}
```



```

/****
/* This routine checks the current state of the FIFO
/* by monitoring the TINP0 pin.
/* Returns : 1 if HF flag is set indicating the FIFO is half full
/*           0 if HF flag is not set, indicating less than half full.
/****/
int
fifo_halffull()
{
    int half_full ;

    half_full = TINP_GET(0);
    return half_full;
}

/****
/* This interrupt service routine is entered when the half full
/* flag (on the Ext_Int6 pin) changes state from low to high,
/* then kicks off a DMA transfer of 1/2 of the FIFO depth.
/****/
interrupt void
c_int06() /* EXT_int6 */
{
    INTR_DISABLE(6); /* Disable interrupt 6, so that any toggling */
                    /* of the HF flag is disregarded until the DMA*/
                    /* transfer is complete. */
    if (num_frames > 0){
        DMA_START(0); /* Starts the DMA transfer, if haven't */
                    /* transferred the desired number of frames. */
    }
}

/****
/* This interrupt service routine is entered when the DMA Block Cond
/* is set, indicating that the DMA transfer has completed. This
/* routine will check the current state of the FIFO. If the FIFO is
/* still half full, it will start another DMA transfer, since a low to
/* high transition will not be able to occur on Ext_Int6 (since HF is
/* already high). This technique prevents the FIFO from becoming stuck
/* half full.
/****
interrupt void
c_int08() /* DMA Interrupt */
{
    int half_full;

    num_frames--; /* Decrement frame counter */

    RESET_BIT(DMA_SECONDARY_CTRL_ADDR(0), BLOCK_COND);
    * (unsigned int *) DMA_XFR_COUNTER_ADDR(0) = FIFO_DEPTH/2;

    /* Check the state of the FIFO */
    half_full = fifo_halffull();

```



```

if (num_frames > 0){
  if (half_full)
    DMA_START(0); /* Start the DMA if the FIFO is */
                  /* still half full, and all the */
                  /* frames have not already been */
  else /* read, otherwise, */
    INTR_ENABLE(6); /* enable interrupt 6, to detect */
                   /* the next rising edge of HF */
}
else
  done = 1;
}

```

Full Example for Write Interface

This section will walk through the configuration steps required to implement a write interface between the TMS320C6201B and TI's SN74ALVC7806 Strobed FIFO, which is a 256 x 18 device with an access time of 18 ns and a maximum frequency of 40 MHz.

The following assumptions will be made :

- The FIFO will be used in address space CE3.
- CLKOUT1 = 200 MHz, therefore t_{cyc} is 5 ns.
- The FIFO will be used as a block buffer for transferring a set number of 128 word frames between two points.
- The reader (on the opposite side) is slow compared to the 'C6000 burst rate to asynchronous memory.

Based on the assumptions, a flag scheme must be used which will work efficiently under these conditions. Since frames of $\frac{1}{2}$ of the FIFO depth will be transferred at a time, it is convenient to use the HF flag in conjunction with the DMA to perform the transfers. As was mentioned earlier, if the HF flag is the sole means of triggering a transaction from the FIFO, there is a risk of becoming stuck in one half of the FIFO.

However, from a system level, a designer can estimate at what rate each side (read or write) is able to access the FIFO. This example makes the assumption that the other side of the FIFO is very slow compared to the write interface between the 'C6000 and the FIFO. With this assumption, the FIFO interface can be greatly simplified compared to the previous example. If there is no danger of 1) becoming stuck in one half of the FIFO or 2) having the flag trigger back and forth in the middle of a burst, then the flag can automatically trigger DMA transactions with no CPU intervention.

This example will detail both the asynchronous interface settings required to interface to this specific FIFO and the code and algorithm techniques used to monitor the FIFO's status and write to the FIFO.

Although the asynchronous settings and programmable logic are specific to this FIFO, the remainder of this example can be applied to most FIFOs if the asynchronous settings and logic mentioned in this document are used.


Hardware Interface

Figure 24 shows the interface between the EMIF and TI's SN74ALVC7806. The only difference between this diagram and the generic diagram for strobed FIFOs is that TI's device uses an active-high HF flag.

- LDCK = /CE3 + /AWE
- INT7 = ! HF

Thus, INT7 is set on a high-to-low transition of HF, which implies that it will be set when the buffer becomes less than half full.

Figure 24. Write Interface for SN74ALVC7806





Software Setup

Register Configuration

Table 16 through Table 18 summarize the timing characteristics of the '7806 FIFO for write cycles, which are used to calculate the values for the CE0 space configuration register. This data is taken from the *SN74ALVC7806 FIFO Data Sheet*.

Table 16. EMIF—Output Timing Characteristics (Data, Address, Control)

Timing Parameter	Definition	Min	Max
t_d	Output delay time, CLKOUT1 high to output signal valid	-0.2 ns	4 ns

Table 17. FIFO—Input Timing Requirement

Timing Parameter	Definition	Min	Max
$t_{wp(m)}$	Minimum required write pulse width	8 ns	
$t_{su(m)}$	Data setup time required by the FIFO for writes, write D before \overline{W} High	5 ns	
$t_{ih(m)}$	Data hold time required by the FIFO for writes, write D after LDCK High	0 ns	
$t_{ens(m)}$	Enable setup time, time required from \overline{OE} , \overline{REN} , \overline{WEN} low to UNCK high	5 ns	
$t_{wc(m)}$	Length of the write cycle	25 ns	

Table 18. External Logic Characteristics of SN74LVC32A

Timing Parameter	Definition	Min	Max
t_{pl}	Logic propagation, time from input to external logic valid to output valid	1.5 ns	3.8 ns

Write Calculations

- Setup ≥ 1

SETUP = 1 cycle

- Hold $\geq (t_{skew} + t_{plmax} + t_{ih(m)})/t_{cyc}$

$$\text{HOLD} \geq (2\text{ns} + 3.8\text{ ns} + 0\text{ ns}) / 5\text{ ns} = 1.2,$$

$$\geq 1.2\text{ cycles}$$

HOLD = 2 cycles, increased by 1 cycle to attain desired timing margin

- Setup + Strobe + Hold $\geq (t_{wc(m)})/t_{cyc}$

Therefore,

$$\text{Strobe} \geq t_{wc(m)}/t_{cyc} - \text{SETUP} - \text{HOLD} = 25\text{ns}/5\text{ns} - 1\text{ cycles} - 2\text{ cycles}$$

$$\geq 2\text{ cycles}$$

Strobe = 3 cycles, increased by 1 cycle to attain desired timing margin



□ $\text{Strobe} \geq (t_{wp(m)})/t_{cyc}$

$\text{STROBE} \geq t_{wp(m)}/t_{cyc} = 8\text{ns}/5\text{ns} = 1.6$

≥ 1.6 cycles, satisfied by previous constraints.

□ $\text{Setup} + \text{Strobe} \geq (t_{su(m)} + t_{skew} - t_{plmin})/t_{cyc}$

$\text{SETUP} + \text{STROBE} \geq 5.5 \text{ ns} = 1.1$ cycles, therefore this constraint is satisfied.

Using the above calculations, the CE Space Control Register can now be properly configured. Figure 25 shows the CE0 Space Control Register with the properly assigned values for each field. MTYPE = 010 identifies the memory in this address space as 32 bit wide asynchronous memory, while the other fields are used as calculated above. Notice, that since this example is for a write interface, the read parameters are all don't cares.

Figure 25. EMIF CE0 Space Control Register Diagram for '7806

31	28	27	22	21	20	19	16			
WRITE SETUP		WRITE STROBE			WRITE HOLD		READ SETUP			
0001		000011			10		1111			
15	14	13	8	7	6	4	3	2	1	0
Reserved		READ STROBE			rsv	MTYPE		Reserved		READ HOLD
11		111111			rsv	010		Reserved		11

Flag Monitoring

The software must provide a means of making sure that invalid writes are not done to the FIFO, and that the FIFO does not become stuck in the bottom half of the FIFO, not allowing the algorithm to complete.

This example assumes that the other side of the FIFO (that is, the reader) is reading from the FIFO at a very slow rate. Because we are writing blocks of data to the FIFO, we can safely allow the DMA to fully control the flow of data. When a high to low transition is detected on the HF flag (rising edge on Ext_Int7), the DMA automatically starts a frame transfer equal to one-half the depth of the FIFO.

And because the other side of the FIFO is slow compared to the 'C6000, we are guaranteed to avoid the pitfalls described previously.

The following software example sets up the DMA and the appropriate interrupts as described, along with setting the control registers of the EMIF to interface to the FIFO.



Sample Code

```
/* ***** */
/* Fifowrite.c */
/*
/* This program uses the HF flag of a FIFO to
/* trigger writes, guaranteeing that the FIFO is
/* never blocked for the reader, and giving high
/* throughput for the writer (bursts of D/2 = 128)
/*
/* Assumes that:
/* Ext_Int7 = !HF
/* Fifo in CE3
/* ***** */

#include <dma.h>
#include <emif.h>
#include <intr.h>

#define FIFO_ADDR 0x03000000
#define BUFF_ADDR 0x80000000
#define FIFO_DEPTH 256
#define NUM_FRAMES 8
#define BUFF_END BUFF_ADDR + NUM_FRAMES * FIFO_DEPTH/2

void set_EMIF();
void set_DMA();
void set_intr();
interrupt void c_int08();

int done = 0;

void
main(){

    set_EMIF();
    set_intr();
    set_DMA();

    while (!done){
        // execute_user_code
    }

    printf("DONE \n\n");
}
```



```

/* This function sets up ce3 as ASRAM */
void set_EMIF(){
    /* Get default values for all EMIF registers */
    unsigned int g_ctrl      = GET_REG(EMIF_GCTRL);
    unsigned int ce0_ctrl    = GET_REG(EMIF_CE0_CTRL);
    unsigned int ce1_ctrl    = GET_REG(EMIF_CE1_CTRL);
    unsigned int ce2_ctrl    = GET_REG(EMIF_CE2_CTRL);
    unsigned int ce3_ctrl    = GET_REG(EMIF_CE3_CTRL);
    unsigned int sdram_ctrl  = GET_REG(EMIF_SDRAM_CTRL);
    unsigned int sdram_ref   = GET_REG(EMIF_SDRAM_REF);

    /* Configure CE3 as ASRAM for FIFO interface */
    LOAD_FIELD(&ce3_ctrl, MTYPE_32ASYNC, MTYPE          , MTYPE_SZ          );
    LOAD_FIELD(&ce3_ctrl, 1          , WRITE_SETUP ,WRITE_SETUP_SZ );
    LOAD_FIELD(&ce3_ctrl, 3          , WRITE_STROBE,WRITE_STROBE_SZ );
    LOAD_FIELD(&ce3_ctrl, 2          , WRITE_HOLD  ,WRITE_HOLD_SZ  );

    /* Store EMIF Control Registers */
    emif_init(g_ctrl, ce0_ctrl, ce1_ctrl, ce2_ctrl, ce3_ctrl,
              sdram_ctrl, sdram_ref);
}

/* set up the DMA */
void set_DMA(){
    unsigned int channel      = 0;
    unsigned int pri_ctrl     = GET_REG(DMA0_PRIMARY_CTRL);
    unsigned int sec_ctrl     = GET_REG(DMA0_SECONDARY_CTRL);
    unsigned int src_addr     = 0;
    unsigned int dst_addr     = 0;
    unsigned int trans_ctr    = 0;
    unsigned int dma_gcr      = 0;
    unsigned int dma_gcra     = 0;
    unsigned int dma_gcrb     = 0;
    unsigned int dma_gndxa    = 0;
    unsigned int dma_gndxb    = 0;
    unsigned int dma_gaddra   = 0;
    unsigned int dma_gaddrb   = 0;
    unsigned int dma_gaddrc   = 0;
    unsigned int dma_gaddrd   = 0;

    dma_reset();

    /** Set DMA primary control register for channel 0          **/
    /** Sets a frame synch'ed transfer, which is synchronized **/
    /** to Ext_Int7 (ie !HF).                                   **/
    LOAD_FIELD(&pri_ctrl, DMA_START_VAL , START , START_SZ);
    LOAD_FIELD(&pri_ctrl, DMA_ADDR_INC  , SRC_DIR, SRC_DIR_SZ);
    LOAD_FIELD(&pri_ctrl, DMA_ADDR_NO_MOD, DST_DIR, DST_DIR_SZ);
    LOAD_FIELD(&pri_ctrl, DMA_ESIZE32   , ESIZE  , ESIZE_SZ);
    LOAD_FIELD(&pri_ctrl, SEN_EXT_INT7  , RSYNC  , RSYNC_SZ);
    SET_BIT(&pri_ctrl, PRI);
    SET_BIT(&pri_ctrl, TCINT);
    SET_BIT(&pri_ctrl, FS);

    /** Set DMA secondary control register for channel 0 **/
    LOAD_FIELD(&sec_ctrl, DMAC_BLOCK_COND, DMAC_EN, DMAC_EN_SZ);

```




```
SET_BIT(&sec_ctrl, BLOCK_IE);

/** Set source address register **/
src_addr = BUFF_ADDR;

/** Set destination address register **/
dst_addr = FIFO_ADDR;

/** Set transfer counter **/
LOAD_FIELD(&trans_ctr, FIFO_DEPTH/2, ELEMENT_COUNT, ELEMENT_COUNT_SZ);
LOAD_FIELD(&trans_ctr, NUM_FRAMES, FRAME_COUNT, FRAME_COUNT_SZ);

/** Set transfer count reload value **/
dma_gcra = FIFO_DEPTH/2;

/** Set global DMA values **/
dma_global_init(dma_gcr, dma_gcra, dma_gcrb, dma_gndxa, dma_gndxb,
               dma_gaddra, dma_gaddrb, dma_gaddrc, dma_gaddrd);

/** Set the DMA registers for channel 0**/
dma_init(channel, pri_ctrl, sec_ctrl, src_addr, dst_addr, trans_ctr);
}

/****
/* This routine uses the Peripheral Support Library functions
/* to initialize the interrupt vector table and enable the required
/* interrupts.
/****/

void
set_intr()
{
    intr_init();
    intr_map(CPU_INT8, ISN_DMA_INT0);
    intr_hook(c_int08, CPU_INT8);

    INTR_GLOBAL_ENABLE;
    INTR_ENABLE(CPU_INT_NMI);
    INTR_ENABLE(CPU_INT8);
}

/****
/* This interrupt service routine is entered when the DMA Block Cond
/* is set, indicating that the DMA transfers have completed. Once every
/* frame is completed, the 'done' flag is set, indicating to the CPU,
/* that the transfer has been completed.
/****/
interrupt void
c_int08() /* DMA Interrupt */
{
    done = 1;
}
```



References

- TMS320C6201/6201B Fixed-Point Digital Signal Processors* Data Sheet, Literature number SPRS051, April 1999, Texas Instruments.
- TMS320C6202 Fixed-Point Digital Signal Processor* Data Sheet, Literature number SPRS072, January 1999, Texas Instruments.
- TMS320C6211 Fixed-Point Digital Signal Processor* Data Sheet, Literature number SPRS073, March 1999, Texas Instruments.
- TMS320C6701 Floating-Point Digital Signal Processor* Data Sheet, Literature number SPRS067, March 1999, Texas Instruments.
- TMS320C6711 Floating-Point Digital Signal Processor* Data Sheet, Literature number SPRS088, March 1999, Texas Instruments.
- TMS320C6000 Peripherals Reference Guide*, Literature number SPRU190, March 1999, Texas Instruments.
- TMS320C6000 Peripheral Support Library Programmers Reference*, Literature number SPRU273, June 1998, Texas Instruments.
- SN74ALVC7806 256 x 18 Low Power FIFO Memory* Data Sheet, April 1998, Literature number, SCAS591
- SN74ALVC7805 256 x 18 Low Power Clocked FIFO Memory* Data Sheet, April 1998, Literature number SCAS593



TI Contact Numbers

INTERNET

TI Semiconductor Home Page

www.ti.com/sc

TI Distributors

www.ti.com/sc/docs/distmenu.htm

PRODUCT INFORMATION CENTERS

Americas

Phone +1(972) 644-5580

Fax +1(972) 480-7800

Email sc-infomaster@ti.com

Europe, Middle East, and Africa

Phone

Deutsch +49-(0) 8161 80 3311

English +44-(0) 1604 66 3399

Español +34-(0) 90 23 54 0 28

Français +33-(0) 1-30 70 11 64

Italiano +33-(0) 1-30 70 11 67

Fax +44-(0) 1604 66 33 34

Email epic@ti.com

Japan

Phone

International +81-3-3344-5311

Domestic 0120-81-0026

Fax

International +81-3-3344-5317

Domestic 0120-81-0036

Email pic-japan@ti.com

Asia

Phone

International +886-2-23786800

Domestic

Australia 1-800-881-011

TI Number -800-800-1450

China 10810

TI Number -800-800-1450

Hong Kong 800-96-1111

TI Number -800-800-1450

India 000-117

TI Number -800-800-1450

Indonesia 001-801-10

TI Number -800-800-1450

Korea 080-551-2804

Malaysia 1-800-800-011

TI Number -800-800-1450

New Zealand 000-911

TI Number -800-800-1450

Philippines 105-11

TI Number -800-800-1450

Singapore 800-0111-111

TI Number -800-800-1450

Taiwan 080-006800

Thailand 0019-991-1111

TI Number -800-800-1450

Fax 886-2-2378-6808

Email tiasia@ti.com

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty, or endorsement thereof.

Copyright © 1999 Texas Instruments Incorporated