

# CB-2

*CB-2 Easy Logarithms for COP400*



Literature Number: SNOA633

# Easy Logarithms for COP400

National Semiconductor  
COP Brief 2  
September 1986




Logarithms have long been a convenient tool for the simplification of multiplication, division, and root extraction. Many assembly language programmers avoid the use of logarithms because of supposed complexity in their application to binary computers. Logarithms conjure up visions of time consuming iterations during the solution of a long series. The problem is far simpler than imagined and its solution yields, for the applications programmer, the classical benefits of logarithms:

- 1) Multiplication can be performed by a single addition.
- 2) Division can be performed by a single subtraction.
- 3) Raising a number to a power involves a single multiply.
- 4) Extracting a root involves a single divide.

When applied to binary computer operation logarithms yield two further important advantages. First, a broad range of values can be handled without resorting to floating point techniques (other than implied by the characteristic). Second, it is possible to establish the significance of an answer during the body of a calculation, again, without resorting to floating point techniques.

Implementation of base<sub>10</sub> logarithms in a binary system is cumbersome and unnecessary since logarithmic functions can be implemented in a number system of any base. The techniques presented here deal only with logarithms to the base<sub>2</sub>.

A logarithm consists of two parts: an integer characteristic and a fractional mantissa.



TL/DD/6942-1

	CHARACTERISTIC	MANTISSA
LOG <sub>2</sub> 3 =	1	0.95
LOG <sub>2</sub> 4 =	2	0.00
LOG <sub>2</sub> 8 =	3	0.00
LOG <sub>2</sub> 10 =	3	0.52

**FIGURE 1. The Logarithmic Function and Some Example Values**

In *Figure 1* some points on the logarithmic curve are identified and evaluated to the base<sub>2</sub>. Notice that the characteristic in each case represents the highest even power of 2 contained in the value of X. This is readily seen when binary notation is used.

X <sub>10</sub>	X <sub>2</sub>	LOG <sub>2</sub> X	LOG <sub>2</sub> X Where X =			
2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>	Characteristic	Even Power of 2
3	0	0	0	↑ 1	1	
4	0	0	↑ 0	0	2	010.0000
8	0	↑ 0	0	0	3	011.0000
10	0	↑ 0	1	0	3	

**FIGURE 2. Identification of the Characteristic**

In *Figure 2* each point evaluated in *Figure 1* has been repeated using binary notation. An arrow subscript indicates the highest even power of 2 appearing in each value of X. Notice that in X = 3 the highest even power of 2 is 2<sup>1</sup>. Thus the characteristic of the log<sub>2</sub> 3 is 1. Where X = 10 the characteristic of the log<sub>2</sub> 10 is 3.

To find the log<sub>2</sub> X is very easy where X is an even power of 2. We simply shift the value of X left until a carry bit emerges from the high order position of the register. This procedure is illustrated in *Figure 3*. This characteristic is found by counting the number of shifts required and subtracting the result from the number of bits in the register. In practice it is easier to be with the number of bits and count down once prior to each shift.

Counter for Characteristic	Value of X in Binary		
1 0 0 0	0 0 0 0	1 0 0 0	Initial
0 1 1 1	0 0 0 1	0 0 0 0	First Shift
0 1 1 0	0 0 1 0	0 0 0 0	Second Shift
0 1 0 1	0 1 0 0	0 0 0 0	Third Shift
0 1 0 0	1 0 0 0	0 0 0 0	Fourth Shift
0 0 1 1	0 0 0 0	0 0 0 0	Fifth Shift
Characteristic	Mantissa	Final	
0 1 1 . 0 0 0 0	0 0 0 0	Log <sub>2</sub> X = 3.00	

**FIGURE 3. Conversion to Base<sub>2</sub> Logarithm by Base Shift**

Examination of the final value obtained in *Figure 3* reveals no bits in the mantissa. The value 3 in the characteristic, however, indicates that a bit did exist in the 2<sup>3</sup> position of the original number and would have to be restored in order to reconstruct the original value (antilog).

The log of any even power of 2 can be found in this way:

Decimal	Binary	Log <sub>2</sub>
128	1 0000000	0 111.00000000
64	0 1000000	0 110.00000000
32	0 0100000	0 101.00000000
4	0 0000100	0 010.00000000
2	0 0000010	0 001.00000000
1	0 0000001	0 000.00000000

A simple flow chart, and program, can be devised for generating the values found in the table and, as will be apparent, a straight line approximation for values that are not even powers of 2. The method, as already illustrated in *Figure 3*, involves only shifting a binary number left until the most significant bit moves into the carry position. The characteristic is formed by counting. Since a carry on each successive shift will yield a decreasing power of 2, we must start the characteristic count with the number of bits in the binary value (x) and count down one each shift.

FIGURE 4. Base<sub>2</sub> Logarithms of Even Powers of 2




FIGURE 5. Log Flowchart

TL/DD/6942-2

```

1          ; TITLE LOGS          ; BINARY LOGARITHMS
2
3          01A4          .CHIP 420
4
5          ; ----- CONVERT TO LOGARITHM -----;
6
7          ;
8          ;
9          ;
10         ;
11         ;
12         ;
13         ;
14         ;
15         ;
16         ;
17         ;
18         ;
19         ;
20         ;
21         ;
22         ;
23         ;
24         ;
25         ;
26         ;
27         ;
28         ;
29         ;
30         ;
31         ;
32         ;
33         ;
34         ;
35         ;
36         ;
37         ;
38         ;
39         ;
40         ;
41         ;
42         ;
43         ;
44         ;
45         ;
46         ;
47         ;
48         ;
49         ;
50         000 00          LOG2:          CLRA          ; SET CHARACTERISTIC.
51         001 57          AISC          07          ; TO REG LENGTH - 1.
52         002 06          X              ; STORE IN MEMORY.

```

RAM ASSIGNMENT

DIGIT:	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
REG 0										CH	HM	LM				TEMP
REG 1				CH	HM	LM										TEMP
REG 2							TEMP							CH	HM	LM
REG 3										TEMP			CH	HM	LM	

. LOCAL

```

; CH, HM, LM REPRESENT ANY THREE SEQUENTIAL MEMORY DIGITS. THEY
; MAY BE DEFINED IN ANY REGISTER. THE SYMBOLIC NOTATION CH, HM,
; AND LM ARE USED FOR ADDRESSING TO ALLOW USER FLEXIBILITY.
; UPON ENTRY TO THE ROUTINE HM AND LM CONTAIN THE HI AND LO
; OF SOME VALUE X. THE MEMORY POINTER MUST CONTAIN THE ADDRESS
; OF THE CHARACTERISTIC (CH). THE CONTENTS OF THIS LOCATION ARE
; IGNORED AND ARE LOST DURING EXECUTION.

; UPON EXIT CH, HM, LM CONTAIN A STRAIGHT LINE APPROXIMATION OF
; THE LOG BASE 2 OF X. CH = CHARACTERISTIC HM = HI ORDER MANTISSA
; LM = LO ORDER MANTISSA. AN 8 BIT MEMORY AREA (TEMP) IS USED IN
; THE REGISTER OPPOSITE DURING THE CORRECTION OF A STRAIGHT
; LINE APPROXIMATION OF A LOG OR AN ANTILOG.

; A TEST IS MADE FOR X=0. IF THE VALUE OF X
; IS NOT ZERO AN INSTRUCTION IS SKIPPED UPON RETURN
; TO THE CALLING ROUTINE.

```

- EXAMPLE -

```

; SUBROUTINE CALL          JSR LOG2
; RETURN HERE IF X = 0 ---- JP ZERO
; RETURN HERE IF X > 0 ---- CONTINUE

```

```

53         003 A4          $LP1:          JSRP          SDB2          ; SET ADDRESS POINTER
54         ;
55         004 A9          JSRP          SHLR          ; BACK 2 DIGITS.
56         ;
57         005 20          $TS1:          SKC          ; RESET CARRY AND SHIFT
58         006 C8          JP            $NO          ; REG LEFT ONE BIT.
59         007 49          $LST:          RETSK        ; IS CARRY = 1 YET?
60         008 05          $NO:          LD            ; NO - KEEP GOING.
61         009 5F          AISC          -1          ; YES - FINISHED!!
62         00A 48          $TS2:          RET          ; NO - LOAD COUNT IN ACC.
63         00B 06          X              ; SUBTRACT ONE.
64         00C C3          JP            $LP1         ; MANTISSA IS A 0! RETURN
65         ;
66         ;
67         ;
68         ;
69         ;
70         ;
71         ;
72         ;

```

```

; 2 ROUTINES ARE CALLED FROM THE SUBROUTINE PAGE BY THIS
; PROGRAM: SDB2, SHLR.

```

FIGURE 6

The program shown develops the  $\log_2$  of any even power of 2 by shifting and testing as previously described. Examine what happens to a value of X that is not an even power of 2. In *Figure 7*, the number 25 is converted to a base 2 log.

$25_{10} = 00011002_2$   
Shift left until carry = 1

Characteristic	Carry	Mantissa	Log <sub>2</sub>
0100	1	100100000100	.10010000

**Figure 7. Straight Line Approximation of Base<sub>2</sub> Log**

The resulting number when viewed as an integer characteristic and a fractional mantissa is  $4.5625_{10}$ . The fraction 0.5625 is a straight line approximation of the logarithmic curve between the correct values for the base<sub>2</sub> logs of  $2^4$  and  $2^5$ . The accuracy of this approximation is sufficient for many applications. The error can be corrected, as will be seen later in this discussion, but for now let's look at the problem of exponents or the conversion to an antilog.


To reconstruct the original value of X, find the antilog, requires only restoration of the most significant bit and then its alignment with the power of 2 position indicated by the characteristic. In the example, approximation ( $\log_2 25 = 0100.1001$ ) restoration of MSB can be accomplished by shifting the mantissa (only) one position to the right. In the process a one is shifted into the MSB position.

Approximation of Log <sub>2</sub> X		Restoration of MSB	
Char.	Mantissa	Char.	Mantissa
0100	.10010000	0100	.11001000

The value of the characteristic is 4 so the mantissa must be shifted to the right until MSB is aligned with the  $2^4$  position.

$2^7 \quad 2^6 \quad 2^5 \quad 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0$

The completion of this operation restores the value of X ( $X = 25$ ) and is the procedure used to find an antilog. *Figure 8* is a flow chart for finding an antilog using this procedure. This implementation in source code is shown in *Figure 9*.



**FIGURE 8. Flow Chart for Conversion to Antilog**

TL/DD/6942-3

```

73          . FORM          ; -----> CONVERT TO ANTILOG <----- ;
74
75
76          ; THE FOLLOWING SUBROUTINE CONVERTS THE STRAIGHT LINE
77          ; THE APPROXIMATION OF A BASE 2 LOGARITHM TO ITS CORRESPONDING
78          ; ANTILOG. UPON EXIT FROM THE ROUTINE THE CONTENTS OF CH
79          ; WILL BE EQUAL TO THE HEXADECIMAL VALUE OF 'ΦF'.
80
81          . LOCAL
82
83
84 00D A4      ALOG:      JSRP      SDB2          ; SET ACC TO 0.
85 00E 00      CLRA          ; CLEAR MANTISSA AREA.
86 00F 36      X            03          ; AND MOVE MANTISSA TO
87 010 34      XIS         03          ; TEMPORARY STORAGE.
88 011 00      CLRA          ; LEAVE POINTER AT LO
89 012 36      X            03          ; ORDER OF MANTISSA.
90 013 37      XDS         03
91 014 22      SC          ; RESTORE MSB OF X.
92 015 D8      JP          $SLX
93 01 A9      $SLM:      JSRP      SHLR          ; SHIFT REMAINDER
94          ; LEFT INTO CARRY.
95 017 A3      JSRP      SDR2          ; MOVE BACK 2 DIGITS.
96 018 AA      $SLX:      JSRP      SHLC          ; SHIFT X LEFT 1.
97 019 05      LD          ; LOAD CHARACTERISTIC.
98 01A 5F      $TST:      AISC      -1          ; CHARACTERISTIC - 1.
99 01B 48      $LST:      RET          ; IF NO CARRY - FINIS.
100 01C 36      X            03          ; STORE REMAINDER AND MOVE
101          ; DOWN ONE REGISTER.
102 01D A4      JSRP      SDB2          ; MOVE BACK 2 DIGITS.
103 01E D6      JP          $SLM          ; DO IT AGAIN.
104
105
106          ; 4 ROUTINES ARE CALLED FROM THE SUBROUTINE PAGE BY THIS
107          ; PROGRAM: SDB2, SDR2, SHLR, SHLC.
108
109

```

TL/DD/6942-6

FIGURE 9

Using the linear approximation technique just described, some error will result when converting any value of X that is not an even power of 2.

Figure 10 contains a table of correct base 2 logarithms for values of X from 1 through 32 along with the error incurred for each when using linear approximation. Notice that no error results for values of X that are even powers of 2. Also notice that the error incurred for multiples of even powers of 2 of any given value of X is always the same.

Value of X	Error
5	0.12
$2 \times 5 = 10$	0.12
$4 \times 5 = 20$	0.12
3	0.15
$2 \times 3 = 6$	0.15
$4 \times 3 = 12$	0.15
$8 \times 3 = 24$	0.15

X	Hexadecimal Log Base	Linear Approximation of Log Base 2	Error Hexadecimal	$E_M - 1 + \frac{E_M - E_{M-1}}{2}$
1	0.00	0.00	0.00	
2	1.00	1.00	0.00	
3	1.95	1.80	0.15	
4	2.00	2.00	0.00	
5	2.52	2.40	0.12	
6	2.95	2.80	0.15	
7	2.CE	2.C0	0.0E	
8	3.00	3.00	0.00	
9	3.2B	3.20	0.0B	
10	3.52	3.40	0.12	
11	3.75	3.60	0.15	
12	3.95	3.80	0.15	
13	3.B3	3.A0	0.13	
14	3.CE	3.C0	0.0E	
15	3.E8	3.E0	0.08	
16	4.00	4.00	0.00	
17	4.16	4.10	0.06	0.03
18	4.2B	4.20	0.0B	0.09
19	4.3F	4.30	0.0F	0.0D
20	4.52	4.40	0.12	0.11
21	4.67	4.50	0.17	0.15
22	4.75	4.60	0.15	0.16
23	4.87	4.70	0.17	0.16
24	4.95	4.80	0.15	0.16
25	4.A4	4.90	0.14	0.15
26	4.B3	4.1A0	0.13	0.14
27	4.C1	4.B0	0.11	0.12
28	4.CE;	4.C0	0.0E	0.10
29	4.DB	4.D0	0.0B	0.0D
30	4.E8	4.E0	0.08	0.0A
31	4.F4	4.F0	0.04	0.06
32	5.00	5.00	0.00	0.02
33		5.1-		

**FIGURE 10. Error Incurred by Linear Approximation of Base 2 Logs**

An error that repeats in this way is easily corrected using a look-up table. The greatest absolute error will occur for the least value of X not an even power of 2, X = 3, is about 8%. A 4 point correction table will eliminate this error but will move the greatest uncompensated error to X = 9 where it


will be about 4%. This process continues until at 16 correction points the maximum error for the absolute value of the logarithm is less than 1 percent. This can be reduced to 0.3 percent by distributing the error. Interpolated error values are listed in *Figure 10* and are repeated in *Figure 11* as a binary table.

High Order 4 Mantissa Bits	Binary Correction Value	Hexadecimal Correction Value
0000	0000 0000	0 0
0001	0000 1001	0 9
0010	0000 1101	0 3
0011	0001 0001	1 1
0100	0001 0101	1 5
0101	0001 0110	1 6
0110	0001 0110	1 6
0111	0001 0110	1 6
1000	0001 0101	1 5
1001	0001 0100	1 4
1010	0001 0010	1 2
1011	0001 0000	1 0
1100	0000 1101	0 D
1101	0000 1010	0 A
1110	0000 0110	0 6
1111	0000 0010	0 2

**FIGURE 11. Correction Table for L<sub>2</sub> X Linear Approximations**

Notice in *Figure 10* that left justification of the mantissa causes its high order four bits to form a binary sequence that always corresponds to the proper correction value. This works to advantage when combined with the COP400 LQID instruction. LQID implements a table look-up function using the contents of a memory location as the address pointer. Thus we can perform the required table look-up without disturbing the mantissa.

*Figure 12* is the flow chart for correction of a logarithm found by linear approximation. *Figure 13* is its implementation in COP400 assembly language. Notice that there are two entry points into the program. One is for correction of logs (LADJ:), the other is for correction of a value prior to its conversion to an antilog (AADJ:).



**FIGURE 12. Flow Chart for Correction of a Value Found by Straight Line Approximation**

TL/DD/6942-4



```

110          . FORM          ; ----- ADJUST VALUE OF LOGARITHM ----- ;
111
112          . LOCAL
113
114
115          ; THE FOLLOWING TABLE IS USED DURING THE CORRECTION OF VALUES
116          ; FOUND BY STRAIGHT LINE APPROXIMATION. IT IS PLACED HERE IN
117          ; ORDER TO ALIGN ITS BEGINNING ELEMENT WITH A ZERO ADDRESS AS
118          ; REQUIRED BY THE LQID INSTRUCTION.
119
120 01F 44          NOP          ; REGISTER WITH ZERO ADDRESS.
121 020 03          TPLS:      . WORD      03,09,0D,011
122 021 09
123 022 0D
124 023 11          . WORD      015,016,016,016
125 024 15
126 025 16
127 026 16
128 027 16
129 028 15          . WORD      015,014,012,010
130 029 14
131 02A 12
132 02B 10
133 02C 0D          . WORD      0D,0A,06,02
134 02D 0A
135 02E 06
136 02F 02
137
138          ; THE FOLLOWING SUBROUTINE ADJUSTS THE VALUE OF A BASE 2
139          ; LOGARITHM FOUND BY STRAIGHT LINE APPROXIMATION. THE
140          ; CORRECTION TERMS ARE TAKEN FROM THE TABLE ABOVE. THE
141          ; SUBROUTINE HAS 2 ENTRY POINTS:
142          ;
143          ; LADJ: — ADJUSTS A VALUE DURING CONVERSION TO A LOG
144          ;
145          ; AADJ: — ADJUSTS A VALUE DURING CONVERSION TO ANTILOG
146          ;
147          ; THE CARRY FLAG IS SET UPON ENTRY TO DISTINGUISH BETWEEN LOG
148          ; (C = 1) AND ANTILOG (C = 0) CONVERSIONS. DURING A LOGARITHM
149          ; CONVERSION THE VALUE FOUND IN THE ABOVE TABLE IS ADDED TO
150          ; THE MANTISSA. DURING AN ANTILOG CONVERSION THE VALUE FOUND
151          ; IN THE ABOVE TABLE IS SUBTRACTED FROM THE MANTISSA.
152 030 32          AADJ:      RC          ; C = 0 FOR ANTILOG
153 031 F3          JP          ; CONVERSION.
154 032 22          LADJ:      SC          ; C = FOR LOG2 ADJ.
155 033 05          $LD       LD          ; MOVE ADDRESS POINTER BACK
156 034 07          XDS       ; ONE LOCATION.
157 035 05          LD          ; LOAD CONTENTS OF HI MANTISSA
158 036 37          XDS       03       ; AND STORE IT IN THE LO ORDER
159 037 06          X          ; OF THE TEMP MEMORY LOCATION.
160 038 00          CLRA      ; SET TABLE POINTER
161 039 52          AISC      TBL      ; (ACC) TO TABLE ADDRESS.

```

```

152 03A BF          LQID          ; LOAD CORRECTION VALUE TO Q.
153 03B 332C        $GTM:      CQMA      ; TRANSFER Q REGISTER
154 03D 04          XIS          ; CONTENTS TO MEMORY.
155 03F 07          XDS
156 03F 20          SKC          ; ANTILOG?
157 040 80          JSRP       COMP      ; YES — COMPLIMENT.
158 041 98          $ADD:      JSRP       ADRO      ; ADD CORRECTION VALUE
159                ; TO MANTISSA.
160 042 35          LD          03       ; SET POINTER TO
161 043 48          $LST:      RET       ; CHARACTERISTIC AND
162                ; RETURN.
163
164          ; 2 ROUTINES ARE CALLED FROM THE SUBROUTINE PAGE BY THIS
165          ; PROGRAM: COMP, ADRO
166
167          0020          V1 = TPLS&OFF
168          0002          TBL = V1/16
169
170
171

```

FIGURE 13

## Subroutines Used by the Log and Antilog Programs

COP CROSS ASSEMBLER PAGE: 6  
LOGS

```

172          . FORM
173          0080      . PAGE 02          ; ----- SUBROUTINES ----- ;
174
175          ; THE FOLLOWING ROUTINES RESIDE ON THE SUBROUTINE PAGE. THEY
176          ; ARE CALLED BY THE LOGS PROGRAM BUT ARE GENERAL PURPOSE IN
177          ; NATURE AND FUNCTION AS UTILITY ROUTINES.
178
179
180
181          ; ----- COMPLEMENT 8 BITS ----- ;
182
183          . LOCAL
184
185          ; THIS ROUTINE FORMS IN MEMORY THE 2'S COMPLEMENT OF THE TWO
186          ; ADJACENT DIGITS IDENTIFIED BY THE ADDRESS POINTER. THE
187          ; CONTENTS OF THE ADDRESS POINTER ARE NOT ALTERED.
188
189          ; THERE ARE TWO ENTRY POINTS:
190          ;
191          ; COP: COMPLEMENT 8 BITS.
192          ;
193          ; CMPE: EXTEND THE COMPLEMENT TO AN ADDITIONAL 8 BITS
194          ;
195
196          080      22      COMP:      SC
197          081      00      CMPE:      CLRA          ; SET MINUEND = 0
198          082      06          X          ; AND STORE IN MEMORY.
199          083      10          CASC
200          084      44          NOP          ;
201          085      04          XIS          ;
202          086      00          CLRA          ; SET MINUEND = 0
203          087      06          X          ; AND STORE IN MEMORY.
204          083      10          CASC          ;
205          089      44          NOP          ;
206          08A      04          XIS          ;
207          08B      44          NOP          ; AVOID SKIP IF DIGIT 15.
208          08C      A4          JP          SDB2      ; RETURN THRU SDB2
209          ; TO RESTORE POINTER.
210
211
212
213          ; ----- ADD 8 BITS IN ADJACENT REGISTERS ----- ;
214
215          . LOCAL
216
217
218
219          ; THIS ROUTINE ADDS TWO BINARY DIGITS (8 BITS) FROM ANY REGISTER
220          ; TO THE CORRESPONDING TWO BINARY DIGITS IN EITHER REGISTER
221          ; IMMEDIATELY ADJACENT. THERE ARE THREE ENTRY POINTS:
222          ;
223          ; LADR: — RESET CARRY AND ADD 2 DIGIT PAIRS

```

TL/DD/6942-8

```

224          ;          LADD: — ADD 2 DIGIT PAIRS WITH UNMODIFIED CARRY
225          ;          ADD1: — ADD 2 SINGLE DIGITS WITH UNMODIFIED CARRY
226
227
228
229
230 08D 32      LADR:   RC          ; RESET CARRY PRIOR TO ADD.
231 08E 15      LADD:   :D          01      ; LD ADDEND AND MOVE TO ADJ REG
232 08F 30          ASC          ; ADD AUGEND.
233 090 44          NOP          ; AVOID CARRY!
234 091 14          XIS          01      ; STORE SUM AND MOVE TO ADDEND
235 092 15      ADD1:   LD          01      ; REPEAT PROCESS
236 093 30          ASC          ; FOR
237 094 44          NOP          ; HIGH ORDER
238 095 14          XIS          01      ; DIGIT.
239 096 44          NOP          ; AVOID SKIP IF DIGIT 15.
240 097 48      $LST:   RET          ; FINISHED — RETURN!!!!
241
242
243
244
245          ; ----- ADD 8 BITS IN OPPOSITE REGISTERS ----- ;
246
247          . LOCAL
248
249
250
251          ; THIS ROUTINE ADDS TWO BINARY DIGITS (8BITS) FROM ANY REGISTER
252          ; TO THE CORRESPONDING TWO BINARY DIGITS IN EITHER REGISTER
253          ; DIRECTLY OPPOSITE. THERE ARE THREE ENTRY POINTS:
254          ;
255          ;          ADR0: — RESET CARRY AND ADD 2 DIGIT PAIRS
256          ;          ADD0: — ADD 2 DIGIT PAIRS WITH UNMODIFIED CARRY
257          ;          AD01: — ADD 2 SINGLE DIGITS WITH UNMODIFIED CARRY
258
259
260
261
262 098 32      ADR0:   RC          ; RESET CARRY PRIOR TO ADD.
263 099 35      ADD0:   LD          03      ; LD ADDEND AND MOVE TO OPP REG
264 09A 30          ASC          ; ADD AUGEND.
265 09B 44          NOP          ; AVOID CARRY!
266 09C 34          XIS          03      ; STORE SUM AND MOVE TO ADDEND.
267 09D 15      AD01:   LD          01      ; REPEAT PROCESS
268 09E 30          ASC          ; FOR
269 09F 44          NOP          ; HIGH ORDER
270 0A0 34          XIS          03      ; DIGIT.
271 0A1 44          NOP          ; AVOID SKIP IF DIGIT 15.
272 0A2 48      $LST:   RET          ; FINISHED — RETURN!!!!
273
274
275
276          ; ----- SET DIGIT ADDRESS BACK TWO ----- ;
277

```

```

278 . LOCAL
279
280 ; THIS ROUTINE SUBTRACTS 2 FROM THE CONTENTS OF THE
281 ; DIGIT POINTER (B REGISTER). THE CONTENTS OF THE
282 ; ACCUMULATOR ARE LOST IN THE PROCESS. THE USE OF
283 ; SDB2 ALLOWS ADDRESSING WITHIN THE LOGS SUB
284 ; ROUTINE TO BE RELATIVE TO THE CONTENTS OF THE
285 ; ADDRESS POINTER (B REGISTER) UPON ENTRY.
286 ; SDB2 IS COMMONLY USED IN BYTE OPERATIONS TO RESTORE THE
287 ; DIGIT POINTER TO THE LOW ORDER POSITION.
288 ; THERE ARE TWO ENTRY POINTS:
289 ;
290 ; SDR2: SET DIGIT ADDRESS BACK 2 AND MOVE TO OPPOSITE REGISTER.
291 ;
292 ; SDB2: SET DIGIT ADDRESS BACK 2 RETAINING PRESENT REGISTER.
293
294
295
296 0A3 35 SDR2: LD 03 ; MOVE TO OPPOSITE REGISTER.
297 0A4 4E SDB2: CBA ; PLACE DIGIT COUNT IN ACC.
298 0A5 5E AISC -2 ; SUBTRACT 2.
299 0A6 44 NOP ; SHOULD ALWAYS SKIP.
300 0A7 50 CAB ; PUT DIGIT COUNT BACK.
301 0A8 48 RET ; FINISHED — RETURN!!
302
303
304 ; ----- SHIFT LEFT ----- ;
305
306 . LOCAL
307
308 ; THIS ROUTINE SHIFTS LEFT THE CONTENTS OF TWO MEMORY
309 ; LOCATIONS ONE BIT. THERE ARE THREE ENTRY POINTS:
310
311 ; SHLR: RESETS THE CARRY BEFORE SHIFTING
312 ; IN ORDER TO FILL THE LOW ORDER
313 ; BIT POSITION WITH A 0.
314 ;
315 ; SHLC: SHIFTS THE STATE OF THE CARRY INTO
316 ; THE LOW ORDER BIT POSITION.
317 ;
318 ; SHL1: SHIFTS LEFT THE CONTENTS OF ONLY
319 ; ONE MEMORY LOCATION. THE STATE
320 ; OF THE CARRY IS SHIFTED INTO THE
321 ; LOW ORDER POSITION OF MEMORY.
322
323
324
325 0A9 32 SHLR: RC ; CLEAR CARRY PRIOR TO SHIFT.
326 0AA 05 SHLC: LD ; LOAD FIRST MEM DIGIT.
327 0AB 30 ASC ; DOUBLE IT.
328 0AC 44 NOP ; AVOID SKIP.
329 0AD 04 XIS ; STORE SHIFTED DIGIT.
330 0AE 05 SHL1: LD ; LOAD NEXT MEM DIGIT.
331 0AF 30 ASC ; DOUBLE IT TOO.

```

```

332 0B0 44 NOP ; AVOID SKIP, IF ANY
333 0B1 04 XIS ; STORE SHIFTED DIGIT.
334 0B2 48 $LST: RET ; FINISHED — RETURN!
335
336
337 . END

```

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
 1111 West Bardin Road  
 Arlington, TX 76017  
 Tel: 1(800) 272-9959  
 Fax: 1(800) 737-7018

**National Semiconductor Europe**  
 Fax: (+49) 0-180-530 85 86  
 Email: onjwge@tevm2.nsc.com  
 Deutsch Tel: (+49) 0-180-530 85 85  
 English Tel: (+49) 0-180-532 78 32  
 Français Tel: (+49) 0-180-532 93 58  
 Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
 19th Floor, Straight Block,  
 Ocean Centre, 5 Canton Rd.  
 Tsimshatsui, Kowloon  
 Hong Kong  
 Tel: (852) 2737-1600  
 Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
 Tel: 81-043-299-2309  
 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Mobile Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Transportation and Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated