


Five Steps to a Good PCB Layout of a Boost Converter

A good PCB layout is critical for the boost converter. The reason is that the boost converter is sensitive to parasitic capacitance and inductance because of the switch-mode operation. The bad PCB layout would introduce large parasitic capacitance and inductance, which would cause high output ripple, poor output voltage regulation and current limit accuracy, electromagnetic interference (EMI) problem, and even failure by the high voltage spike. Proper PCB layout will help to avoid most of these problems of the boost converter without extra cost if thought is spent before the first PCB is built.

Trademarks

1 Introduction

Copying the layout of the boost converter from its datasheet or evaluation module (EVM) is easiest, but the layout may not fit the system board. So this application note details five steps that help to design a good PCB layout for the TPS61xxx converter. A high-current boost converter, TPS61236 as shown in [Figure 1](#) is taken as the example to demonstrate the five steps.



Copyright © 2016, Texas Instruments Incorporated

Figure 1. TPS61236 Schematic

1. Place and Route the Output Capacitor

The output capacitor location is the most important for any boost converter, so it should be placed close to the IC. Route the capacitor to the IC with short and wide trace to minimize the parasitic inductance. The reason is that the current flowing through the output capacitors is pulse-type^[1]. Considering the $V = L \times di / dt$, the parasitic inductance between the IC and the output capacitors would cause voltage spike and ringing at the SW pin. Too high voltage spike can damage the IC and the ringing causes EMI problems.

Figure 2 shows how to place and route the output capacitors for the TPS61236. In the left, the three 0805 package capacitors are placed in parallel. This way is easy and has very small parasitic inductance. But sometimes, it is not easy to place the large package capacitors close to the IC because of the restriction of the system board. Then a small package capacitor can be placed near the IC and the bulk capacitors are placed somewhere farther. The bulk capacitor can be connected with the IC through relative long trace and vias, as shown in the right of Figure 2.

It is suggested to use one via per amp of current if the via is required^[2]. More vias help to reduce parasitic resistance if room allows. In both cases, make sure the traces between the IC and output capacitor are wide enough to support the large current.




Figure 2. Place and Route the Output Capacitors

2. Place and Route the Inductor and Snubber

The second component to be placed is the inductor. To reduce the radiated EMI, the inductor should be placed close to the IC. The copper of the SW-node should be optimized to handle the large current with minimum area. The SW-node is the noisy source of the boost converter, so any trace of a sensitive node, such as FB, should be far away from the SW node. Figure 3 shows the placement and routing of the inductor in the two conditions.




Figure 3. Place and Route the Inductor

Snubber circuit in the SW-node is unnecessary for the normal operation of a boost converter. But it is occasionally required to reduce the EMI by damping the ringing and slowing down the voltage rising and falling edge at the SW-node. To be effective, the loop area of the snubber circuit (R_s and C_s) should be as small as possible to minimize the parasitic inductance, as shown in [Figure 4](#).




Figure 4. Place and Route of the Snubber Circuit

3. Place and Route the Input Capacitor and VIN Pin

The input capacitor is the final power component to be placed. The input capacitor is also used to power the internal control circuit and the input voltage detection circuit for undervoltage lockout (UVLO). So the ground-node of the input capacitor should be close to the IC power ground pin. The input capacitor ground-node, output capacitor ground-node and the IC ground-pin form a Power-Ground of the boost converter. The distance between VIN-node of the input capacitor and inductor is not important because the current through the input capacitor is continuous.

The VIN voltage is usually stable voltage, so a large VIN-node copper area would not cause trouble and a large copper area can help to improve the thermal performance. [Figure 5](#) shows the placement of the input capacitor without and with a snubber circuit. The snubber circuit is more important than input capacitor, so it should be placed first, if required. As the snubber circuit is unnecessary for most of the application conditions, it will be not included in the following chapters.

The VIN pin of the IC can be connected with the VIN-node of the input capacitor through vias and direct trace in another layer because the current through this trace is small. If this trace is too long, a small decoupling capacitor can be placed closed to the VIN pin of the IC.




Figure 5. Place and Route the Input Capacitor and VIN Pin

4. Place and Route the Small Signal Components

The small signal components include both the analog and logic components. For the TPS61236 boost converter, the small signal analog components are the resistors and capacitors (R1, R2, R5, C5) for the CC and FB pin. The small signal logic components are the resistors (R3, R4) for INACT and EN pin.

The analog components and nodes are sensitive to noise, especially when they have large input impedance, such as FB pin. Make sure these components are close to the IC. The traces between the components and IC should be short to minimize the parasitic capacitance with noisy SW node. Never route the FB trace in parallel with the SW node closely; otherwise the switching noise would couple to the FB pin and cause problems. Figure 6 shows the layout of the small signal analog components.




Figure 6. Place and Route of Analog Small Signal Components

The logic circuit for EN and INACT pins is less important. The circuits normally have relatively small impedance and small voltage noise at these pins does not cause abnormal operation. These components are placed and routed last. As shown in Figure 7, the resistors are connected with the IC pins through vias and trace in another layer.




Figure 7. Place and Route the Logic Components

5. Connect the Signal Ground and Place Polygon Plane

The ground-node of the analog small signal components and AGND pin of the IC form a Signal-Ground, which must be connected to the Power-Ground of the IC through a single point. The single point should be closed to the PGND pin. Make sure no large power current is flowing through the Signal-Ground. Otherwise, noise coupling into the control circuit could cause bad output voltage regulation, inaccurate current limit, or other abnormal behaviors. [Figure 8](#) shows a good example of Signal-Ground and Power-Ground connection.




Figure 8. Route the Signal Ground

The ground-nodes of the logic circuits are normally connected to the Signal-Ground as in [Figure 8](#). But they can also be connected to Power-Ground if they are too far away from the Signal-Ground. Just make sure the voltage noise coupling into the logic circuit is not too high to interfere the logic behavior.

The IC mainly dissipates heat through the VOUT and GND pin. The large copper plane in these pins helps to improve thermal performance. TI recommends increasing the copper area as large as possible in the GND layer as shown in [Figure 9](#). Thick copper, vias between the top layer and the bottom layer, and thin dielectric layer also help to improve the thermal performance.




Figure 9. Place the Ground Polygon Plane

The Signal-Ground can be connected to the ground plane directly without large power current flowing through the Signal-Ground, as shown in [Figure 10](#). In [Figure 10](#), the power current flows on the top layer in the left layout; and the power current flows at the right side of the plane in the right layout. Compared to [Figure 9](#), [Figure 10](#) has larger copper area to help the thermal performance.




Figure 10. Place the Full Ground Plane

2 Conclusion

This application note introduces five steps to help the PCB layout for a boost converter. For some simple boost converters, following the five steps in sequence can lead to a good layout. For other complex boost converters, the five steps need to recycle several times to have a good layout. Time spent on the layout is valuable, because good layout avoids most of the problems in the debugging stage.

3 References

1. *Understanding Boost Power Stages in Switch Mode Power Supplies* ([SLVA061](#)).
2. *Five steps to a great PCB layout for a step-down converter* ([SLYT614](#)).

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated